

Information Documentaire / Document Information

Titre / Title : SPACEBUS REPEATER _ TCR UNITS ELECTRICAL DESIGN _ INTERFA

Auteur / Author : LEPORTIER DENIS

Reference : 200411200K 02/-

Electronic Signature

Page laissée blanche intentionnellement

Blank page intentionally left

SPACEBUS

Repeater and TCR unit Electrical Design and Interfaces Requirements

<i>Written by</i>	<i>Responsibility</i>
D. LEPORTIER	Electrical Architect
<i>Verified by</i>	
E TONELLO	Payload functional chain Manager
G JAU	Electrical Architecture Manager
P COQUET	SPACEBUS product line technical responsible
P COCATRIX	SPACEBUS product line quality manager
<i>Approved by</i>	
JP CADOT	SPACEBUS product line program manager

Approval evidence is kept within the documentation management system

DOCUMENT CHANGE RECORDS

Paragraphs Change Record (List of paragraphs modified, new or deleted)

Issue	Date	Change Record Description	Author
01	11/12/08	Initial issue based from AD01 pt4 issue 3 + DCN 200193751D, 200216227I, 200163883M, 200397196N, 200415261A	D Leportier
02	23/02/09	<p>req 638 is set applicable ALL_CF (§3.1) (mistake inside previous version) :</p> <p>req 638 = All requirements in this document shall be applicable in all satellite environmental conditions (mechanical, thermal, etc...)</p> <p>req 009 is set to issue C in accordance with the approved DCN 200193751D (§ 3.5.1)</p> <p>req 009c =</p> <ul style="list-style-type: none"> a) Nominal and redundant signals routing shall not be implemented on the same PCB or b) When nominal and redundant circuits are designed on the same PCB the two circuits shall be separated physically in order to avoid any risk of failure propagation and the corresponding PCB shall be tested : <p>at bare PCB level at 2 times Vmax operating (with minimum voltage test at 250 V), a test duration of 20 h shall be proven at Vmax and maximum operating temperature at equipped PCB or equipment level</p> <p>req 436 is modified (typo on capacitor value)</p> <p>§ 6.2.7.7.3 : addition of a schematic to explain the requirements</p>	D. Leportier

TABLE OF CONTENTS

DOCUMENT CHANGE RECORDS	2
TABLE OF CONTENTS	3
LIST OF FIGURES	10
LIST OF TABLES	10
ACRONYMS, SYMBOLS AND ABBREVIATIONS	10
1. SCOPE	14
2. DOCUMENTS	15
2.1 APPLICABLE DOCUMENTS	15
2.2 REFERENCE DOCUMENTS	16
3. GENERAL SPECIFICATIONS	17
3.1 ENGINEERING SPECIFICATIONS	17
3.2 ELECTRICAL SYMBOLS	17
3.3 LIFETIME	18
3.4 DELIVERY	18
3.5 REDUNDANCY	19
3.5.1 Redundancy rules	19
3.5.2 Units failure	19
3.5.3 Single point failure	19
3.6 TEST POINTS	20
3.6.1 Test points requirements	20
3.7 IDENTIFICATION OF PRODUCT	20
3.7.1 Identification design	20
4. ELECTRICAL ARCHITECTURE REQUIREMENTS	21
4.1 GROUNDING AND ISOLATION REQUIREMENTS	21
4.1.1 Grounding objective	21
4.1.2 Grounding concept	21
4.1.2.1 Grounding Solution 1	23
4.1.2.2 Grounding Solution 2	23
4.1.2.3 Grounding Solution 3	23
4.1.2.4 Specific Grounding Solution for matrix provided by SMU, CVICP and MAP	25
4.1.3 Grounding and isolation diagram	25
4.1.4 Power lines grounding	25
4.1.4.1 Grounding of primary power bus 0V	25
4.1.4.2 Grounding of secondary power bus 0V	25
4.1.5 Primary and secondary power lines insulation	26
4.1.6 High voltage units	27
4.2 BONDING REQUIREMENTS	27
4.2.1 General purpose	27
4.2.2 Bonding characteristics at unit level	28
4.2.3 Bonding strap characteristics	29

4.2.4	<i>Harness Bonding characteristics</i>	29
4.2.5	<i>Structural Part Assembly Bonding</i>	29
4.2.6	<i>Thermal Part Assembly Bonding</i>	29
4.2.6.1	General Requirements	29
4.2.6.2	MLI / SLI Requirements	29
4.2.6.3	SSM Requirements	29
4.2.6.4	OSR Requirements	29
4.3	PAINTS AND COATINGS CHARACTERISTICS	29
4.4	ELECTRICAL CONNECTOR REQUIREMENTS	29
4.4.1	<i>Connector types</i>	30
4.4.2	<i>Connector characteristics</i>	30
4.4.2.1	Connectors housing	30
4.4.2.2	Specific derating requirements	30
4.4.2.3	Connector mounting requirements	30
4.4.2.4	Connector identification	31
4.4.3	<i>Connector savers</i>	31
4.4.4	<i>Pins characteristics</i>	31
4.4.5	<i>Specific requirements for pyro connectors</i>	31
4.5	HARNESS REQUIREMENTS	31
4.5.1	<i>Harness definition responsibility</i>	32
4.5.2	<i>Bundles characteristics</i>	32
4.5.2.1	Bundles classification	32
4.5.2.2	Bundles rules	32
4.5.3	<i>Connectors</i>	32
4.5.4	<i>Wire specifications</i>	32
4.5.4.1	Wire selection	32
4.5.4.2	Twisted links	32
4.5.4.3	Shielded links	32
4.5.4.4	High voltage specific derating requirements	32
4.5.4.5	Crimping of wires	32
4.5.5	<i>Matrix harness concept</i>	32
4.5.6	<i>Specific requirements for pyro circuits</i>	32
5.	POWER SUBSYSTEM INTERFACES REQUIREMENTS	33
5.1	POWER BUS DEFINITION	33
5.2	POWER BUS NOMINAL VOLTAGE	33
5.3	POWER BUS OPERATIONAL VOLTAGE	33
5.4	EQUIPMENT OPERATING REQUIREMENTS	34
5.5	DISTRIBUTION REQUIREMENTS	34
5.5.1	<i>Double insulation requirements</i>	35
5.5.2	<i>Fuses</i>	35
5.5.3	<i>High power units</i>	35
5.5.4	<i>Primary Power Line fluctuation</i>	35
5.6	MEAN POWER DEMAND	36
5.7	PEAK POWER DEMAND	36
5.8	LOAD CURRENT LIMITATION	37

6.	SIGNAL LINE INTERFACE REQUIREMENTS.....	38
6.1	CONVENTIONS	38
6.2	COMMAND INTERFACE	38
6.2.1	<i>Commands source</i>	38
6.2.2	<i>Commands types</i>	38
6.2.2.1	High priority command definition	38
6.2.2.2	Low priority command definition for one user.....	38
6.2.2.3	Low priority command definition for two users in cold redundancy[6.1.2.3].....	38
6.2.3	<i>LLC - MLC TRADE OFF</i>	38
6.2.4	<i>Command verification and protection</i>	38
6.2.5	<i>Critical commands</i>	38
6.2.6	<i>LOW LEVEL AND HIGH LEVEL COMMANDS (LLC & HLC)</i>	38
6.2.7	<i>Low Level and High Level Commands (LLC & HLC)</i>	38
6.2.7.1	Matrix command definition	38
6.2.7.1.1	Matrix command harness concept	38
6.2.7.2	Matrix command schematics.....	39
6.2.7.3	Matrix command schematics.....	39
6.2.7.4	Source side requirements	39
6.2.7.5	User side requirements.....	39
6.2.7.6	Single commands definition	40
6.2.7.6.1	Source side requirements	40
6.2.7.6.2	Receiver side requirements	40
6.2.7.6.3	Failures management.....	40
6.2.7.6.4	HLC single command schematics.....	41
6.2.7.6.5	Single command harness concept.....	41
6.2.7.7	Command signal characteristics.....	41
6.2.7.7.1	Command signal waveform	41
6.2.7.7.2	LLC electrical parameters.....	41
6.2.7.7.3	HLC electrical parameters	45
6.2.8	<i>SBDL Electrical Characteristics</i>	51
6.2.9	<i>Memory Load Command (ML16)</i>	55
6.2.9.1	Command Definition	55
6.2.9.2	Conventions.....	55
6.2.9.3	MLC schematics.....	55
6.2.9.4	Memory Load Command timing	55
6.3	TELEMETRY INTERFACE	55
6.3.1	<i>Telemetry users</i>	55
6.3.2	<i>Telemetry channel types</i>	55
6.3.3	<i>Analog channels</i>	55
6.3.3.1	Analog channels definition	55
6.3.3.2	Analog channels states.....	55
6.3.3.3	Analog channels accuracy	55
6.3.3.4	Analog channels coding.....	56
6.3.3.5	Source side requirements	56
6.3.3.6	User side (or receiver side) requirements	56
6.3.3.7	Analog channels schematics.....	56
6.3.3.8	Analog channels characteristics	56

6.3.3.9	Analog channels interconnection.....	57
6.3.3.9.1	High-priority telemetry signal.....	57
6.3.3.9.2	Low priority telemetry signal.....	58
6.3.3.9.3	Cold redundancy	58
6.3.4	Digital Bi-level channel.....	58
6.3.4.1	Digital Bi-Level channel definition.....	58
6.3.4.2	Digital Bi-Level trade-off.....	59
6.3.4.3	Source side requirements	59
6.3.4.4	User side (or receiver side) requirements	59
6.3.4.5	Digital Bi-Level channel telemetry schematics	59
6.3.4.6	Digital Bi-Level channel characteristics.....	59
6.3.4.7	Digital Bilevel channels interconnection.....	60
6.3.4.7.2	Low priority telemetry signal	61
6.3.4.7.3	Cold redundancy	61
6.3.5	Digital switch closure channel telemetry	61
6.3.5.1	Digital switch closure telemetry types	61
6.3.5.1.1	High-priority telemetry signal.....	61
6.3.5.1.2	Low priority telemetry signal.....	61
6.3.5.2	Cold redundancy definition.....	61
6.3.5.3	Matrix switch closure acquisition definition.....	61
6.3.5.3.1	Switch closure matrix acquisition schematics	62
6.3.5.3.2	Source side requirements	62
6.3.5.3.3	Receiver (or user) side requirements	63
6.3.5.3.4	Matrix switch closure harness concept.....	63
6.3.5.4	Single ended switch closure acquisition definition	63
6.3.5.4.1	Source side requirements	63
6.3.5.4.2	Receiver (or user) side requirements	63
6.3.5.4.3	Digital relay channel telemetry schematics	63
6.3.5.4.4	Single ended switch closure harness concept	63
6.3.5.5	Digital relay channel telemetry characteristics.....	63
6.3.6	Digital serial channels : DS16.....	67
6.3.6.1	Telemetry definition	67
6.3.6.2	Conventions	67
6.3.6.3	Digital serial telemetry schematics	67
6.3.6.4	Corresponding TC.....	67
6.3.6.5	Digital serial Electrical characteristics.....	67
6.3.6.6	Digital serial telemetry timing	67
6.3.6.7	Digital Serial channels interconnection.....	67
6.3.6.7.1	High-priority telemetry signal.....	67
6.3.6.7.2	Low priority telemetry signal	67
6.3.6.7.3	Cold redundancy	67
6.3.7	Thermistors power supply and conditioning (TH)	67
6.3.7.1	Thermistors type.....	67
6.3.7.1.1	Type : GB42 or equivalent.....	67
6.3.7.1.2	Type: FENWAL or equivalent	67
6.3.7.1.3	Type: BETATHERM or equivalent.....	68
6.3.7.1.4	Type : Gulton 34 TD 25 or equivalent.....	68
6.3.7.1.5	Type : ROSEMOUNT 118MF Platinum resistance.....	68

6.3.7.1.6	Thruster thermistor(PT200).....	68
6.3.7.2	Thermistors schematics.....	68
6.3.7.3	Thermistors channel telemetry characteristics	68
6.4	UMBILICAL INTERFACE.....	68
6.5	UMBILICAL INTERFACE.....	68
6.5.1	<i>Umbilical definition</i>	68
6.5.2	<i>TC (transceiver) requirements</i>	68
6.5.3	<i>Umbilical TC requirements</i>	68
6.5.4	<i>Umbilical TM requirements</i>	68
6.5.5	<i>Umbilical Strap</i>	68
6.6	TTC : TRANSCEIVER SIGNALS INTERFACE.....	68
6.7	SMU / TRANSCEIVER INTERFACES.....	68
6.7.1	<i>SMU / Receiver interfaces</i>	68
6.7.1.1	Transceiver TC.....	68
6.7.2	<i>SMU / Transmitter interfaces</i>	70
6.7.2.1	TRANSCEIVER TM video signals	70
6.7.3	<i>SMU / Ciphering</i>	73
6.8	EMERGENCY SIGNAL.....	73
6.9	ALARM SIGNAL	73
6.9.1	<i>Emergency signal definition</i>	73
6.9.2	<i>Emergency signal characteristics</i>	73
6.9.3	<i>Alarm signal characteristics</i>	73
6.9.4	<i>Emergency signals returns on source side</i>	73
6.9.4.1	Emergency signals returns référence	73
6.9.4.2	Emergency signals returns separation.....	73
6.9.4.3	Emergency signal returns number.....	73
6.9.5	<i>Emergency signals returns on user side</i>	73
6.9.5.1	Emergency signals returns référence	73
6.9.5.2	Emergency signals common return	73
6.9.5.3	Emergency signals returns number	73
6.9.6	<i>Emergency signals interconnection</i>	73
6.9.6.1	High-priority signal.....	73
6.9.6.1.1	High-priority definition.....	73
6.9.6.1.2	High-priority telemetry	73
6.9.6.1.3	High-priority telemetry harness.....	73
6.9.6.1.4	High-priority telemetry fail safe requirements.....	73
6.9.6.2	Low priority telemetry signal.....	73
6.9.6.2.1	Low priority telemetry definition	73
6.9.6.2.2	Low-priority telemetry.....	73
6.9.6.2.3	Low-priority telemetry harness	73
6.10	SYNCHRONISATION SIGNALS	74
6.11	ALARMS SIGNALS	74
6.12	UPS INTERFACES	74
6.13	PROPULSION INTERFACES	74
6.13.1	<i>Cross-straping</i>	74
6.13.2	<i>ABM valves</i>	74
6.13.3	<i>Commanding and monitoring Bi-Stable Valves</i>	74

6.13.4	<i>Bistable Valves interface</i>	74
6.13.5	<i>Thruster Bi-stable valves</i>	74
6.13.6	<i>PPS Valve (VACCO)</i>	74
6.13.7	<i>PPS Bi-stable valves</i>	74
6.13.8	<i>Mono-Stable Valves</i>	74
6.13.8.1	Mono-stable Valve Interface.....	74
6.13.9	<i>Thruster Mono-Stable Valves</i>	74
6.13.10	<i>UPS Digital relay characteristics</i>	74
6.13.11	<i>Pressure Transducer</i>	74
6.13.11.1	Standard pressure transducer	74
6.13.11.1.1	Standard pressure transducer supply characteristics.....	74
6.13.11.1.2	Standard pressure transducer telemetry characteristics.....	74
6.13.11.2	High Accuracy Pressure Transducer :	74
6.13.11.2.1	High accuracy pressure transducer supply characteristics	74
6.13.11.2.2	High accuracy pressure transducer telemetry characteristics	74
6.14	HEATERS CHARACTERISTICS	75
6.14.1	<i>General characteristics</i>	75
6.14.2	<i>Heaters interface characteristics</i>	75
6.15	DEPLOYMENT, FULL STEP, SINUS COSINUS MOTORS INTERFACES	75
6.15.1	<i>Bi and three phases steppers interface characteristics</i>	75
6.15.1.1	Antenna pointing motor interfaces	75
6.15.1.2	Thruster orientation motor interfaces	75
6.15.2	<i>Brush motor interface</i>	75
6.15.3	<i>Sensors Interfaces</i>	75
6.15.3.1	Potentiometers Interfaces	75
6.15.3.2	Micro-switch Interface.....	75
6.15.3.3	Optical Encoder Interface.....	75
6.15.3.4	Optical switch interface	75
6.15.3.5	Strain gauge.....	75
6.15.3.5.1	Deployment strain gauge	75
6.15.3.5.2	Battery Strain gauge	75
6.16	PYRO INTERFACES.....	76
6.16.1	<i>Initiator interface</i>	76
6.16.2	<i>PYRO Characteristics</i>	76
6.17	AOCS INTERFACES.....	76
6.17.1	<i>Coarse Sun Sensor interface</i>	76
6.17.2	<i>Reaction Wheel interface</i>	76
6.17.2.1	Torque command	76
6.17.2.2	Bi-level telemetry : Wheel direction and Wheel NOGO	76
6.17.2.3	Wheel direction and Wheel NOGO Telemetry	76
6.17.2.4	Bi-level telemetry : Tachometer.....	76
6.17.2.5	Tachometer telemetry	76
6.17.2.6	Motor current telemetry : PWM.....	76
6.18	NUMBER OF CONNECTOR PINS FOR RETURN LINES AND SHIELDING.....	76
6.19	DATA BUS INTERFACES	76
6.19.1	<i>OBDH - 485</i>	76
6.19.2	<i>1553 BUS INTERFACE</i>	76

LIST OF FIGURES

Figure 1: Symbols for electrical diagrams	18
Figure 2: Basic philosophy for Distributed Single Grounding Concept.....	22
Figure 3 : Grounding of a unit secondary reference point via a bonding stud	24
Figure 6: Equipment operating range.....	33
Figure 7: Low speed power bus fluctuation (low dV/dt).....	36
Figure 8: Matrix command signal waveform.....	41
Figure 16 : HLC free wheeling chronogram	50
Figure 11: Signals between receiver and SMU.....	69

LIST OF TABLES

Table 1:Applicable Technical Documents and Interface Documents at Satellite system level ...	15
Table 2:Applicable Programmatics, Quality and Product Assurance Requirements Documents at Satellite system level	16
Table 3:Applicable Programmatics and Data Configuration Requirements Documents at Satellite system level	16
Table 6: Regulated 100V, Equipment operating requirements.....	34
Table 7: LLC electrical characteristics.....	45
Table 8: HLC electrical characteristics	50
Table 9: SBDL characteristics	54
Table 11: Analogic telemetry characteristics.....	57
Table 12: Digital bilevel telemetry characteristics	60
Table 13: Digital relay telemetry characteristics (For matrix acquisition).....	65
Table 14: Digital relay telemetry characteristics (Single ended acquisition).....	66
Table 25: TM Video Signal Characteristics.....	72

ACRONYMS, SYMBOLS AND ABBREVIATIONS

A/D	Analog/numeric conversion
ABM	Apogee Boost Motor
AC	Alternating current
ADPM	Antenna Deployment and Pointing Mechanism
AN	TM Analog
AOCS	Attitude and Orbit Control Subsystem
AOCSP	Attitude and Orbit Control System PCB
AOCSP_NG	Attitude and Orbit Control System PCB_ New Generation
APM	Antenna Pointing Mode

AWG	American Wire Gauge
BAPTA	Bearing and Power Transfer Assembly
BBC	Bus Brick Connection
BCRB	Battery Connection Relay Box
CM	Common Mode
CRM	Central Reconfiguration Module
DB	TM Digital bi-level
DC	Direct current
DC/DC	Direct current/Direct current
DM	Differential Mode
DOCON	DOWn CONverter
DR	TM Digital Relay
DS16	TM Digital Serial 16 bit
DSPG	Distributed Single Point Grounding
EED	Electro-Explosive Devices
EGRN	Electrical Ground Reference Network
EGRP	Electrical Ground Reference Point
EGSE	Electrical Ground Support Equipment
EMC	Electro-Magnetic Compatibility
EPC	Electrical Power Conditioning
EPS	Electrical Power Subsystem
ESD	Electro-Static Discharges
HLC	High Level Command
HPC	High Priority Command
ICD	Interface Control Drawing
IDS	Interface Data Sheet
ITO	Iridium Tantale Oxyd
IRES	Infra-Red Earth Sensor
LLC	Low Level Command
LMU	Li-Ion Battery Management Unit
LNA	Low Noise Amplifier
LPC	Low Priority Command
LSB	Least Significant Bit
MLC	Memory Load Command
MLI	Multi Layer Insulator
MSB	Most Significant Bit
NRZ	Non Return to Zero
NRZ-L	Non Return to Zero Level
OBDH	On Board Data Handling

OBP	On Board Processor
OSR	Optical Surface Radiator
PCB	Printed Circuit Board
PCM	Pulse Code Modulation
PCU	Power Conditioning Unit
PFDIU	PlatForm Distribution and Interface Unit
PLDIU	Payload Distribution and Interface Unit
PROP	PROPlulsion electronic (Chemical/Plasmic) PCB
PPS	Plasmic Propulsion Subsystem
PPU	Power Processing Unit
PYPGP	Pyrotechnic Pcb with GP relays
RA	Rotary Actuator
RUBI	Remote User Brick Interface
RF	Radio Frequency
RX	Receiver
S/C	Spacecraft
S/W	Software
S4DSAP	SB4000 Deployment of Solar Array PCB
SA	Solar Array
SADM	Solar Array Drive Mechanism
SADP	Solar Array and Deployment PCB
SBDL	Standard Balanced Digital Signal
SDIU	Satellite Distribution and Interface Unit
SDMP	Stepper and Deployment Motor PCB
SLI	Single Layer Insulator
SMU	Satellite Management Unit
SPF	Single Point Failure
SSM	Second Surface Mirror
STR	Star Tracker
TC	Telecommand
TCR	Telemetry, Command and Ranging
TH	Thermistor
TLM	Telemetry
TM	Telemetry
TOM	Thruster Orientation Mechanism
TTC	Tracking, Telemetry and Command
TWT	Travelling Wave Tube
TWTA	Travelling Wave Tube Amplifier
TX	Transmitter

UPCON UP CONverter
UPS Unified Propulsion Subsystem
w.r.t. with respect to

Note: Applicability List

AIT	Assembly Integration & Test
ANTRACK	Antenna Tracking
AOCS	Attitude and Orbit Control Subsystem
DATAM	Data Management
FDIR	Failure Detection, Isolation and Recovery
HARNESS	-
MECHANISM	-
PAYLOAD	-
POWER	-
PROP	Propulsion Subsystem
STRUCTURE	-
TCR	Telemetry, Command and Ranging
THERM	Thermal Subsystem
ANTENNA	-
ALL CF	All Functional Chain

1. SCOPE

This document is issued from the system APPLICABLE DOCUMENT called **AD01part 4** by filtering the requirements applicable to repeater and TCR.

This document establishes the general electrical design and interface requirements for subsystem and units included in SPACEBUS 4000 systems satellites to be met to ensure their correct performance during assembly, integration, testing, storage, transportation, launch and orbital operations.

Additional design requirements related to Electromagnetic and ESD environmental conditions are provided in a separate dedicated applicable document.

NOTA : This document is issued automatically from a data base (DOORS). This is why there are some paragraphs without text or requirements. It means that these paragraphs are not applicable to repeater or TCR.

2. DOCUMENTS

2.1 Applicable documents

In case of conflict between any specification document and this applicable document, the specification document shall have precedence.

Any discrepancy shall be notified to the attention of Prime Contractor for clarification and resolution.

Denom.	Title	Doc Ref.
AD01 P1 (Part 1)	<i>Electrical design, interface and environmental Requirements</i>	SB.AS.SY.0001-1
AD02 P1 (Part 1)	<i>Mechanical design, interface and environmental Requirements</i>	SB.AS.SY.0002-1
AD03 Pa (Part a)	<i>Radiation Requirements</i>	REF-ASPI-CN-11-E
AD03 Pb (Part b)	<i>Space Radiation Environment Specification for Geostationary Missions</i>	REF-ASPI-CN-12-E
AD13	<i>Safety Requirements</i>	REF-ASPI-CN-39-E
IRD 01	<i>Launcher to Satellite Interface Requirement</i>	SB3-ASPI-SP-0158
IRD 02	<i>Satellite/Ground interface Specification Part 1 - Physical Layer (C-band)</i>	SB4-ASPI-SP-0381
IRD 03	<i>Satellite/Ground interface Specification Part 2 - SB4100C1 TM/TC format & protocol</i>	SB4-ASPI-SP-0078
IRD 04	<i>Satellite/Ground interface Specification Part 3 - Command and Observability</i>	SB4-ASPI-SP-0320
	<i>Data Bus Network Electrical and Protocol Specification</i>	SBF 6AV2 AS SP 338
	<i>MIL STD 1553B Protocol and Interface Requirements for DBN</i>	SBF 6AV2 AS SP 504
	<i>MIL STD 1553B "Aircraft Internal Time Division Command/Response Multiplex Data Bus", with Notice 4</i>	

Table 1:Applicable Technical Documents and Interface Documents at Satellite system level

Denom.	Title	Doc Ref.
AD 04	<i>Generic Product Assurance Requirements</i>	REF-ASPI-AQ-21-E
AD 05	<i>Materials, Parts & Process Requirements</i>	REF-ASPI-CN-10-E
AD 06	<i>EEE Parts Requirements</i>	REF-ASPI-CN-7-E

Denom.	Title	Doc Ref.
AD 07- P1	<i>Reliability Requirements</i>	REF-ASPI-CN-9-E
AD 07- P2	<i>Data Base for Reliability</i>	REF-ASPI-CN-13-E
AD 12	<i>Software Eng. And PA Requirements</i>	REF-ASPI-CN-38-E

Table 2:Applicable Programmatics, Quality and Product Assurance Requirements Documents at Satellite system level

Denom.	Title	Doc Ref.
AD 09	<i>Configuration Requirements</i>	CAIS-ASPI-SP-0218
	<i>Documentation Requirements</i>	CAIS-ASPI-SP-0219
AD 10-P1	<i>Guide de gestion des exigences</i>	REF-ASPI-CN-74-E
AD 10-P2	<i>Spécification des règles de gestion des exigences</i>	REF-ASPI-CN-86-F
AD 11	<i>Instruction for IDS and ICD</i>	REF-ASPI-CN-88-E

Table 3:Applicable Programmatics and Data Configuration Requirements Documents at Satellite system level

2.2 Reference documents

The following documents listed hereinafter are for reference and information only. They have been used as basis for some requirements defined in the present specification.

Denom.	Title	Doc. Ref.
REF1	<i>IEEE Standard for Space Applications Module, Extended Height Format E Form Factor</i>	IEEE Std 1101.7-1995
REF2	<i>EIA-485 Standard for Electrical Characteristics of Generators and Receivers for Use in balanced digital multipoint systems (RS485 Standard), April 1983</i>	
REF3	<i>Derating Requirements Applicable to Electronic, Electrical and Electro-Mechanical Components for ESA Space Systems, Issue 2, April 1992</i>	PSS-01-301
REF4	<i>Space system engineering Standard</i>	ECSS-E-20B

3. GENERAL SPECIFICATIONS

3.1 Engineering specifications

Reference **SB4-SAT-AD1-P4-REQ-001 b**

The metric standard (SI - International system) shall be used for design, manufacturing and testing of systems or subassemblies.

*

Reference **SB4-SAT-AD1-P4-REQ-638**

All requirements in this document shall be applicable in all satellite environmental conditions (mechanical, thermal, etc...)

*

3.2 Electrical symbols

Possible electrical symbols used in electrical diagrams (grounding, etc...) are shown in Figure 1:




Figure 1: Symbols for electrical diagrams

3.3 Lifetime

Reference **SB4-SAT-AD1-P4-REQ-005 b**

Units and subsystems shall be designed for a 15 years lifetime after having been stored for 5 years in a protected environment and having been used for tests and integrations for 2 years.

*

3.4 Delivery

Reference **SB4-SAT-AD1-P4-REQ-610**

All unit/subsystem shall be delivered in POWER OFF status.

*

3.5 Redundancy

3.5.1 Redundancy rules

Reference SB4-SAT-AD1-P4-REQ-544

When redundancy is implemented in the design, any single failure leading to total or partial loss of the unit operational capability or mission shall be forbidden.

*

Reference SB4-SAT-AD1-P4-REQ-009 c

a) Nominal and redundant signals routing shall not be implemented on the same PCB

or

b) When nominal and redundant circuits are designed on the same PCB the two circuits shall be separated physically in order to avoid any risk of failure propagation and the corresponding PCB shall be tested :

at bare PCB level at 2 times V_{max} operating (with minimum voltage test at 250 V),
a test duration of 20 h shall be proven at V_{max} and maximum operating temperature at equipped PCB or equipment level

*

Reference SB4-SAT-AD1-P4-REQ-400

Nominal and redundant ways shall use separated connectors.

*

3.5.2 Units failure

3.5.3 Single point failure

Reference SB4-SAT-AD1-P4-REQ-014 b

No conductive particle, smaller than 3 mm, shall cause total or partial loss of the unit or mission.

*

Reference SB4-SAT-AD1-P4-REQ-401 a

All units, with nominal power consumption higher than 20W, shall always be able to switch-off in any case of failure (except in case of OFF command interface failure).

*

3.6 Test points

3.6.1 Test points requirements

Reference **SB4-SAT-AD1-P4-REQ-024 b**

The test points shall be clearly identified in the unit ICD/IDS.

*

Reference **SB4-SAT-AD1-P4-REQ-026 b**

Test points on multi-pin connectors shall be designed to withstand, without causing damage to the unit, the highest voltage on that connector unit as well as short circuits

*

Reference **SB4-SAT-AD1-P4-REQ-028 b**

Unit test connectors shall be provided with electrically conductive covers to ensure protection against electrical and mechanical damage.

*

Reference **SB4-SAT-AD1-P4-REQ-029 b**

Input test points shall be fixed in potential to avoid perturbations during operational life.

*

3.7 Identification of product

3.7.1 Identification design

Reference **SB4-SAT-AD1-P4-REQ-035 c**

deleted

*

4. ELECTRICAL ARCHITECTURE REQUIREMENTS

4.1 Grounding and isolation requirements

Grounding is the establishment of an electrically conductive path between two points to connect electrical elements of a system to the ground reference point.

4.1.1 Grounding objective

Electrical grounding and bonding is requested for all mechanical structure elements, equipment housing, thermal blanket devices and cables :

- to prevent hazard from high potentials
- to prevent build up and accumulation of electrostatic charges
- to avoid differential charge build up that could result in an electrostatic discharge
- to reduce electromagnetic interferences due to electric field or other forms of mutual coupling
- to protect from high voltage arcing
- to provide an Electrical Ground Reference Network (EGRN) used as an equipotential surface reference plane (particularly important for RF unit) to be able to withstand EMC/ESD requirements.

4.1.2 Grounding concept

The Electrical Ground Network includes the following items:

- aluminium panels (honeycomb and skins)
- launcher interface ring (this ring is the spacecraft reference point)
- internal deck interface ring
- all grounding strap (metallization) and their rivets
- all baseplates supporting equipments.

The spacecraft structure shall constitute a low impedance reference named Electrical Ground Reference Network (EGRN).

Reference **SB4-SAT-AD1-P4-REQ-411**

All metallic sub-chassis, chassis and enclosures of each unit, including all connectors' shells and other fittings, shall be considered electrically as extensions of the EGRN.

*

The grounding and bonding concept is a "returns by wires" concept with a Distributed Single Point Grounding (DSPG) configuration.

Reference **SB4-SAT-AD1-P4-REQ-412**

Each independent network (primary power distribution and secondary power distribution, ...) based on a star-point system shall be referenced to the EGRN via an one point low impedance connection.

Possible grounded solutions for unit secondary reference point are shown in Figure 2.




Figure 2: Basic philosophy for Distributed Single Grounding Concept

4.1.2.1 Grounding Solution 1

Reference **SB4-SAT-AD1-P4-REQ-415**

The unit secondary reference point is insulated from the secondary reference point of other units (implying the use of insulated or differential interfaces between the units). In this case, the equipment shall be grounded internally to its own housing in order to ensure a low impedance ground path.

*

4.1.2.2 Grounding Solution 2

Reference **SB4-SAT-AD1-P4-REQ-417**

The unit secondary reference point is common to several units.
In this case :

- the unit assembly shall be grounded at only one point,

*

4.1.2.3 Grounding Solution 3

Reference **SB4-SAT-AD1-P4-REQ-418**

Each unit shall provide dedicated bounding studs so that each unit secondary reference point can be grounded externally to the equipment housing. One of the grounding stud shall be insulated from the equipment structure and connected to the unit secondary reference point; the other one shall be connected directly to the chassis ground (See Figure 3).

It shall be possible to ground the unit secondary reference point by placing a bar (removable strap) between the two bounding studs.

This requirement is not mandatory for RF equipment which have an internal link.

It must be noted that the above-mentioned bounding studs is different from the bounding strap used to connect the unit case to the mechanical structure




Figure 3 : Grounding of a unit secondary reference point via a bonding stud

*

Reference **SB4-SAT-AD1-P4-REQ-419**

The bar shall be supplied by the equipment manufacturer.

*

4.1.2.4 Specific Grounding Solution for matrix provided by SMU, CVICP and MAP.

4.1.3 Grounding and isolation diagram

Reference SB4-SAT-AD1-P4-REQ-420

An overall zero volt and grounding diagram shall be provided in the IDS for establishing functional and electromagnetic compatibility.

*

Reference SB4-SAT-AD1-P4-REQ-421

This diagram shall indicate any AC or DC loop, the type of isolation/insulation used, and any impedance coupling between zero volt and structure and shall be established for all Equipment and Subsystems containing electrical/electronic circuits.

*

4.1.4 Power lines grounding

Reference SB4-SAT-AD1-P4-REQ-425

The grounding connection impedance between the unit electrical 0V ground and its housing shall be lower than 2.5 mΩ measured under 1 Adc current and shall be lower than 100 nH.

*

4.1.4.1 Grounding of primary power bus 0V

Reference SB4-SAT-AD1-P4-REQ-424 a

deleted

*

4.1.4.2 Grounding of secondary power bus 0V

Reference SB4-SAT-AD1-P4-REQ-429 a

In case that several units are supplied from the same DC / DC converter secondary power output, the secondary 0V shall be interconnected in a starpoint system to form the secondary reference ground, except for RF units.

*

Reference SB4-SAT-AD1-P4-REQ-431

The high voltages necessary for the TWT's shall be considered as secondary power and shall be referenced at the EPC (via EPC structural part) and at the TWT side (via the TWT structural part).

*

Reference **SB4-SAT-AD1-P4-REQ-433 a**

The grounding path shall be designed and sized to withstand a current equal to 1.5 times the worst case fault current as limited by the unit primary power bus protection device. The following current shall be considered :

- either a primary current due a short-circuit between the primary power supply positive lines and the unit secondary reference point/mechanical ground.
- or a secondary current due to a short-circuit between a secondary power line and the secondary reference point/mechanical ground.

*

Reference **SB4-SAT-AD1-P4-REQ-435**

All transformer screen shall be grounded to chassis.

*

4.1.5 Primary and secondary power lines insulation

Reference **SB4-SAT-AD1-P4-REQ-170 a**

The primary power lines shall be transformer insulated from all secondary power.

*

Warning: During measurement rating on components must be withstood. Derating may be exceeded.

Reference **SB4-SAT-AD1-P4-REQ-436**

Insulation	isolation resistor with stray capacitance in parallel	measurement DC voltage	test conditions
Between unit primary power + (positive) input lines and structure	(> 1 MΩ) // (< 600 nF)	100Vdc	unit unpowered

*

Reference SB4-SAT-AD1-P4-REQ-631

Insulation	isolation resistor with stray capacitance in parallel	measurement DC voltage	test conditions
Between unit primary power - (negative) input lines and structure	(>1 MΩ) // (< 600nF)	50Vdc	unit unpowered

*

Reference SB4-SAT-AD1-P4-REQ-438

Insulation	isolation resistor with stray capacitance in parallel	measurement DC voltage	test conditions
Req 3 between primary power leads and secondary power leads	(>1 MΩ) // (< 50 nF)	100Vdc both polarities	* unit unpowered

*

4.1.6 High voltage units

Reference SB4-SAT-AD1-P4-REQ-624 a

Isolation between the highest voltage inside the equipment and thermistor, relay coil, relay contact or heater leads shall be guaranteed with 6 dB margin.

*

4.2 Bonding requirements

4.2.1 General purpose

Bonding is the establishment of a low impedance path between two metal surfaces or different structural parts.

Electrical bonds are employed for the following purposes:

- To minimize the impedance of the ground plane formed by the metallic portion of the structure.
- To assure the existence of low impedance return paths for possible failure mode-related fault current.
- To avoid the development of RF potentials between adjacent conductive surfaces raise the effectiveness of enclosure shielding.

- To provide high current capability to carry potential fault current.

Reference SB4-SAT-AD1-P4-REQ-488 a

To avoid discharge surfaces, each electrically conductive area larger than 5 cm² , shall be grounded to a referenced voltage.

*

4.2.2 Bonding characteristics at unit level

Reference SB4-SAT-AD1-P4-REQ-454

Bonding connection	Electrical continuity
between two adjacent parts of a metal case including the resistance between any point of the case and any point of the cover or bonding point (possibly after vibration tests)	$\leq 5 \text{ m}\Omega$ under 1Adc current

*

Reference SB4-SAT-AD1-P4-REQ-459

Bonding connection	Electrical continuity
between connector shell and unit structure	$\leq 2.5 \text{ m}\Omega$ under 1Adc current

*

Reference SB4-SAT-AD1-P4-REQ-460

Bonding connection	Electrical continuity
between connector back-shell and connector body	$\leq 5 \text{ m}\Omega$ under 1Adc current

*

4.2.3 Bonding strap characteristics

4.2.4 Harness Bonding characteristics

4.2.5 Structural Part Assembly Bonding

4.2.6 Thermal Part Assembly Bonding

4.2.6.1 General Requirements

4.2.6.2 MLI / SLI Requirements

4.2.6.3 SSM Requirements

Reference **SB4-SAT-AD1-P4-REQ-497**

The use of SSM shall be avoided.

*

4.2.6.4 OSR Requirements

4.3 Paints and coatings characteristics

Reference **SB4-SAT-AD1-P4-REQ-490 a**

Coatings (including paintings) on non conductive surface (not applicable on coating which is inside the unit)

Coatings applied on a dielectric or non-conductive surface shall be grounded to the ground reference network on the edges.

The coating surface resistivity applied on non conductive materials shall be less than $1 \text{ E9 } \Omega / \text{square}$.

*

Reference **SB4-SAT-AD1-P4-REQ-491 a**

Coatings (including paints) on conductive surface (not applicable on coating which is inside the unit)

The coating resistivity applied on a conductive surface shall be less than $1 \text{ E9 } \Omega \cdot \text{m}$ assuming a depth $e \leq 100 \mu\text{m}$.

*

4.4 Electrical connector requirements

Requirements in this chapter are applicable to:

- Satellite harness
- Harness of the units (i.e.: Reaction Wheel, ADPM...), except to Pcb's wires.

4.4.1 Connector types

Reference SB4-SAT-AD1-P4-REQ-498

All connectors shall be selected according to AD11.

*

Reference SB4-SAT-AD1-P4-REQ-499

MDM and very high density (ex.:AMP104) connectors shall not be used.

*

Reference SB4-SAT-AD1-P4-REQ-508 a

All connectors, not dedicated to power generation and distribution outputs, shall be pin type.

*

4.4.2 Connector characteristics

4.4.2.1 Connectors housing

Reference SB4-SAT-AD1-P4-REQ-506 a

deleted

*

4.4.2.2 Specific derating requirements

Reference SB4-SAT-AD1-P4-REQ-614

Mating and demating of each connector shall be less than 25 before unit delivery at Satellite System Integration.

*

4.4.2.3 Connector mounting requirements

Reference SB4-SAT-AD1-P4-REQ-511

The connectors shall be placed in such a way that connection and disconnection on one connector shall be made without any specific tool and without disconnecting the other connectors.

*

Reference SB4-SAT-AD1-P4-REQ-512

At least, 6mm shall be kept between two adjacent connectors.

*

Reference **SB4-SAT-AD1-P4-REQ-615**

The connectors shall be placed according to manufacturer connector requirements.

*

4.4.2.4 Connector identification

Reference **SB4-SAT-AD1-P4-REQ-518**

Each unit or bracket shall be permanently marked by visible connector identification closely adjacent to the appropriate connector in order to allow a correct mating of corresponding harness connector.

*

4.4.3 Connector savers

Reference **SB4-SAT-AD1-P4-REQ-513**

Saver connectors shall be used during integration to lower number of mating and demating cycles.

*

4.4.4 Pins characteristics

Reference **SB4-SAT-AD1-P4-REQ-515**

Lines which have a common return shall be placed on adjacent contacts to facilitate cable twisting and/or shielding (except for matrix concept).

*

Reference **SB4-SAT-AD1-P4-REQ-517**

The connected contacts on each connector shall never be inferior to two third of its maximum capacity.

*

4.4.5 Specific requirements for pyro connectors

4.5 Harness requirements

Requirements in this chapter are applicable to:

- Satellite harness
- Harness of the units (i.e.: Reaction Wheel, ADPM...), except to Pcb's wires.

4.5.1 Harness definition responsibility

4.5.2 Bundles characteristics

4.5.2.1 Bundles classification

4.5.2.2 Bundles rules

4.5.3 Connectors

Reference SB4-SAT-AD1-P4-REQ-639

All external connectors shall include connector back-shell.
The shells shall be:

- electrically conductive
- bonded to the overall harness shield or to all the cable shields
- connected to the connector case to provide a 360° termination around the internal cable bundle

*

4.5.4 Wire specifications

4.5.4.1 Wire selection

4.5.4.2 Twisted links

4.5.4.3 Shielded links

4.5.4.4 High voltage specific derating requirements

4.5.4.5 Crimping of wires

4.5.5 Matrix harness concept

4.5.6 Specific requirements for pyro circuits

5. POWER SUBSYSTEM INTERFACES REQUIREMENTS

5.1 Power Bus Definition




Figure 6: Equipment operating range.

5.2 Power bus nominal voltage

The power conditioning subsystem provides one regulated 100 V power bus, which is distributed to the spacecraft users.

Reference **SB4-SAT-AD1-P4-REQ-131 a**

At the loaded input connector of user, the nominal bus voltage is defined as follows :

Maximal DC bus voltage	:	102V
Minimal DC bus voltage	:	98V

*

5.3 Power bus operational voltage

Reference **SB4-SAT-AD1-P4-REQ-133 d**

deleted

*

5.4 Equipment operating requirements

Reference SB4-SAT-AD1-P4-REQ-134 b

Units shall not be affected **in their nominal performances** if the power bus voltage is under their automatic switch-off voltage level during less than 10 μ s.

*

Reference SB4-SAT-AD1-P4-REQ-135 d

Units shall be automatically switched off as soon as the power bus voltage is under their automatic switch-off voltage level in a time range of [10 μ s ,1s].

Function	AUTOMATIC Switch-Off Voltage (V)	AUTOMATICRECOVERY	RECOVERYVOLTAGE(V)
High Power Payload Units (> 20 W)	94 \pm 1	NO	\geq 95
PYRO Pcb / FSMP	94 \pm 1	NO	\geq 95
SADP/S4DSAP/PROP/CVICP	70	NO	72 \pm 1
Other Platform Sub-Systems / Pcb	70	NO	72 \pm 1
Low Power Payload Units (< 20W)	< 95 or No automatic Switch-Off voltage	NO/YES	\geq 95
AOCS-UPS Units	70	NO	72 \pm 1
SMU-TTC RF (RX+TX) - Ciphering Units	<70	YES	72 \pm 1

Table 6: Regulated 100V, Equipment operating requirements

*

5.5 Distribution requirements

The main power bus distribution is based on a single point failure free concept at the distribution point (no failure of a part or insulation can cause the loss of the power bus).

Reference SB4-SAT-AD1-P4-REQ-145 b

The unit input ON/OFF relay contact shall be sized to withstand twice the current peak value corresponding to the long peak power demand.

*

5.5.1 Double insulation requirements

5.5.2 Fuses

Reference **SB4-SAT-AD1-P4-REQ-146 c**

Fuses shall not be implemented inside equipments excepted distribution units (PLDIU, PFDIU) and batteries.

*

5.5.3 High power units

5.5.4 Primary Power Line fluctuation

Reference **SB4-SAT-AD1-P4-REQ-150 b**

All users of these power lines shall safely survive any standing or fluctuation voltage in the full range 0V to 102 V and recover nominal operating performances with the bus voltage rise time to reach its nominal range of $dV/dt < 1V/\mu\text{sec}$.

*

Reference **SB4-SAT-AD1-P4-REQ-152 b**

During power bus voltage fluctuations tests, the unit under test shall be initially in a configuration which maximize the interference (ex : unit in ON state).

Units are not required to meet performance parameters under these conditions but must safely survive without any over-stressing or damage and must recover all their nominal operating performance.

*

Reference **SB4-SAT-AD1-P4-REQ-155 b**

Low speed power fluctuation (integration and hardware verification).

The test shall be performed when the bus voltage starts from 0V to nominal voltage (100V) with $20V/ms < dV/dt < 10 V/s$ (see figure below). During such event, the bus voltage shall be within hatched areas.

The unit input current shall be recorded and included in test report.




Figure 7: Low speed power bus fluctuation (low dV/dt)

*

5.6 Mean power demand

The mean power demand is defined as the maximum average power drawn from its dedicated power lines in the worst conditions.

Specifically, the maximum average is defined as the average during a period of 5 minutes shifted to any point in time where this average will yield a maximum and does not include peak power defined hereafter.

Reference **SB4-SAT-AD1-P4-REQ-161 b**

The mean power demand shall be measured in voltage nominal conditions (see chapter "Power bus nominal voltage") during a period of 5 minutes

*

5.7 Peak power demand

The long peak power demand is defined as the maximum operational average power drawn from the unit dedicated power lines in the worst .

Specifically, the maximum operational average is defined as the average during a period of 50 msec shifted to any point in time where this average will yield a maximum. Operational mode change requires specification of the average power demands per mode and duration.

Reference **SB4-SAT-AD1-P4-REQ-162 b**

The long peak power demand shall be measured in voltage nominal conditions (see chapter "Power bus nominal voltage") at worst functional case of equipment (wheel spin up, telecomand generation, etc)

*

5.8 Load current limitation

Reference **SB4-SAT-AD1-P4-REQ-164 c**

For High Power Units ($> 20W$), the maximum current drawn by the unit from the supply lines in case of failure, shall be limited to 1.5 times the current peak value corresponding to the long peak power demand (except during the unit ON/OFF sequence)

*

Reference **SB4-SAT-AD1-P4-REQ-642**

For Low Power Units ($< 20W$), the maximum current drawn by the unit from the supply lines in case of failure, shall be limited to 2 times the current peak value corresponding to the long peak power demand (except during the unit ON/OFF sequence)

*

6. SIGNAL LINE INTERFACE REQUIREMENTS

Reference **SB4-SAT-AD1-P4-REQ-442**

Signal interface shall use a return by wire concept.

*

6.1 Conventions

- Time duration : The time duration is defined at 50% of the measured full amplitude.
- Signal rise and fall times : The rise and fall times of a signal are defined as the time between 10% and 90% of the measured voltage swing.
- Measurements : Measurements are made at the unit (or harness) connector level.

6.2 Command interface

6.2.1 *Commands source*

6.2.2 *Commands types*

6.2.2.1 High priority command definition

6.2.2.2 Low priority command definition for one user

6.2.2.3 Low priority command definition for two users in cold redundancy[6.1.2.3]

6.2.3 *LLC - MLC TRADE OFF*

6.2.4 *Command verification and protection*

6.2.5 *Critical commands*

6.2.6 *LOW LEVEL AND HIGH LEVEL COMMANDS (LLC & HLC)*

6.2.7 *Low Level and High Level Commands (LLC & HLC)*

6.2.7.1 Matrix command definition

HLC and LLC commands are generated through matrix row and column drivers. One row pulled up to a positive voltage and one column pulled down to the secondary 0v in order to command only the device at the node of the activated row and column.

The command signal is a differential voltage pulse distributed to the user for :


- relay driving or general logic control application with low level commands
- payload waveguide relay driving with high level commands

6.2.7.1.1 *Matrix command harness concept*


6.2.7.2 Matrix command schematics

6.2.7.3 Matrix command schematics

Relay interface



Opto coupler interface



6.2.7.4 Source side requirements

6.2.7.5 User side requirements

Reference **SB4-SAT-AD1-P4-REQ-195 a**

all telecommand users shall provide two diodes in series with the commanded device at any matrix node.

*

Reference **SB4-SAT-AD1-P4-REQ-196 d**

For user interface with relay coil (LLC), two serial free wheel diodes shall be implemented in parallel with the relay coil at user side.

When the time constant of relay (L/R) is inferior to 1ms for LLC, the diodes could be non implemented in the receiver interface.

*

Reference **SB4-SAT-AD1-P4-REQ-637 a**

For user interface with RF switch (HLC):

When the time constant of relay (L/R) is higher than 5 ms, two redounded (in parallel) free wheel diodes shall be implemented in parallel with the relay coil.

When the time constant of relay (L/R) is lower than 5 ms, two redounded (in parallel) free-wheel diode may be non implemented.

But, If at user side, free wheeling current and duration exceed Free wheeling currents and times specified in requirement SB4-SAT-AD1-P4-REQ-239 and shown in Figure 1, free-wheel diode shall be implemented

*

Reference **SB4-SAT-AD1-P4-REQ-201 b**

The user shall not impose any potential or grounding reference on any row or column.

*

6.2.7.6 Single commands definition

6.2.7.6.1 Source side requirements

6.2.7.6.2 Receiver side requirements

6.2.7.6.3 Failures management

Reference **SB4-SAT-AD1-P4-REQ-202 b**

The user interface design shall permit the unit power on/off without damage when the electrical interfaces are not fully connected.

*

Reference **SB4-SAT-AD1-P4-REQ-235 b**

Unpowered equipments shall not be damaged and degraded in their performances when command signals are applied.

*

Reference **SB4-SAT-AD1-P4-REQ-236 c**

deleted

6.2.7.6.4 HLC single command schematics

6.2.7.6.5 Single command harness concept

6.2.7.7 Command signal characteristics

6.2.7.7.1 Command signal waveform

Signal duration (T_d): time between crossing points of rise and fall time to 50% of the full amplitude

Signal rise/fall time (T_r ; T_f): maximum between 10% and 90% of the nominal voltage swing

Delay between 2 signals: time between the voltage crossing point at 50% of the full amplitude level

Closed time T_c : Command duration with switch closed

Free wheeling time: Duration between end of pulse and switch opening

6.2.7.7.1.1 Classic Command

6.2.7.7.1.2 Matrix Command




Figure 8: Matrix command signal waveform


6.2.7.7.2 LLC electrical parameters

Reference **SB4-SAT-AD1-P4-REQ-238 d**

The LLC commands shall comply with these LLC electrical characteristics :

Code	PARAMETERS	SOURCE SIDE	USER SIDE	COMMENT
A	TYPE			
Req-1	Output type	Differential		for matrix drivers organisation
Req-2	Input type		Differential	
B	VOLTAGE			
Req-1	DM low « 0 » voltage	-29V / +4V	-29V / +4V	User shall also comply with Req-H1
Req-2	DM high « 1 » voltage	26 V (+3V / -2V)	26 V (+3V / -5V)	
Req-3	Threshold		$7\text{ V} \leq V_T \leq 19\text{V}$	
Req-4	CM Permanent Fault Voltage Emission	Not allowed	$-5\text{V} < \text{fault} < 40\text{V}$	DM = 0
Req-5	DM Permanent Fault Voltage	Not allowed	Not allowed	
Req-6	DM Transient Fault Voltage Emission	-63 V/1 s +33V/80ms	$\pm 2\text{V} / 25\text{ ms}$	
Req-7	DM Transient Fault Voltage Tolerance	-63 V/1 s +33V/80ms	-63 V/1 s +33V/80ms	
C	CURRENT			
Req-1	Driving capability	> 180 mA		
Req-2	Load current		$2,2\text{ mA} \leq \text{load} \leq 180\text{ mA}$	Considering the whole DM high level voltage range
Req-3	Overcurrent	$\leq 400\text{ mA}$		
Req-4	short circuit between 2 outputs	Withstand		
D	IMPEDANCE (Differential impedance excluding the two serial diodes (see figure NOTE 1))			
Req-1	Impedance under DM low voltage		$R \leq 9\text{k}\Omega$	
Req-2	Impedance during free wheeling time (TI)	$< 10\Omega$		Excluding diodes inside matrix source

NOTE 1




Code	PARAMETERS	SOURCE SIDE	USER SIDE	COMMENT
E	TIME			
Req-1	Rise Time (Tr)	$50 \mu s \leq Tr \leq 500 \mu s$		Matrix output loaded by a user impedance in accordance with Code C and D.
Req-2	Fall Time (Tf)	$1 \mu s \leq Tf \leq 600 \mu s$		Matrix output loaded by a user impedance in accordance with Code C and D.
Req-3	« On » duration (Td)	$40 \text{ ms} \leq Td \leq 50 \text{ ms}$		
Req-4	Closed duration (TI)	$20 \text{ ms} \leq TI \leq 30 \text{ ms}$		Matrix requirement
Req-5	Spurious Command		$Td \leq 0,1 \text{ ms}$	Td = time duration
F	MATRIX COMMAND GROUNDING AND ISOLATION ⁽²⁾			
Req-1	Between matrix ground and Chassis: R equivalent	$113 \text{ K}\Omega < R < 2 \text{ M}\Omega$	$> 10 \text{ M}\Omega$	
Req-2	between one row or one column and Chassis: Equivalent Capacitance (In // R equivalent)	$C_{CM} < 1 \text{ nF}$	$C_{CM} < 500 \text{ pF}^{(3)}$	⁽³⁾ Around 10 KHz
Req-3	Between matrix ground and Chassis: C equivalent (In // R equivalent)	$C_{CM} < 34 \text{ nF}^{(3)}$ (for SMU and PFDIU) $C_{CM} < 50 \text{ nF}^{(3)}$ (for PLDIU)		⁽³⁾ Around 10 KHz
Req-4	between row / column lines and relay or opto-coupler at user side		galvanic isolation	use of relay coil or opto-coupler at user side
H	SPECIFIC REQUIREMENT			
Req-1	Transient low "0" voltage	N/A	The input LLC shall not be activated with the following setup hereafter ⁽⁴⁾	U=29V with tr 50 to 500 μs

⁽²⁾ Primary and users secondary grounds shall be considered connected to chassis for measurements

Note: CM: Common mode / DM: Differential Mode

Test setup⁽⁴⁾



⁽⁵⁾ 150 nF is only applicable to Payload units.

Table 7: LLC electrical characteristics

#	*
#	Reference SB4-SAT-AD1-P4-REQ-587
For LLC a single return shall be allowed for a maximum of 4 LLC commands.	
#	*
#	Reference SB4-SAT-AD1-P4-REQ-588
Each return shall be electrical insulated from other return.	
#	*

6.2.7.7.3 HLC electrical parameters


#	Reference SB4-SAT-AD1-P4-REQ-239 f
The HLC commands shall comply with these HLC electrical characteristics :	

Code	PARAMETERS	SOURCE SIDE	USER SIDE	COMMENT
A	TYPE			
Req-1	Output type	Differential		for matrix drivers organization
Req-2	Input type		Differential	
B	VOLTAGE			
Req-1	DM ⁽⁵⁾ low « 0 » voltage	-29 V / +4V	-29 V / +4V For voltage between -29V and 0V, the user shall guarantee no possible presence of current (presence of serial diodes). For voltage between 0V and 4 V, the user shall show no modification of mechanical, electrical and RF state with a max current of 5 mA	User shall also comply (no activation) with here below Req-H1
Req-2	DM ⁽⁵⁾ high « 1 » voltage	26 V (+3V / - 3V)	26 V (+3V/- 5.5V)	

Req-3	Threshold		<p>The user of the HLC shall react and go to the commanded state with a maximum command threshold equals to the minimum voltage defined at B req2 (user side)</p> <p>With a impedance defined in D req1, the user of HLC shall not react to a command with a voltage lower that the maximum voltage defined at B req1 (user side) +1V.</p> <p>If the impedance of the user is lower than 120 ohms, the user of HLC shall not react to a command with a voltage lower that the maximum voltage defined at B req1 (user side) +0V.</p>	
Req-4	CM ⁽⁵⁾ Permanent Fault Voltage Emission	Not allowed	$-5V < \text{fault} < 40 \text{ v}$	DM ⁽⁵⁾ voltage =0
Req-5	DM ⁽⁵⁾ Transient Fault Voltage Emission	-63 V / 1s +33V/1s	$\pm 2 \text{ V} / 125 \text{ ms}$	
Req-6	DM ⁽⁵⁾ Transient Fault Voltage Tolerance	-63 V / 1s +33V/1s	-63 V / 1s +33V/1s	
Req-7	Voltage limitation during Tws free wheeling time	$-5V < V < 0V$		See figure 16
Req-8	Free wheeling voltage		$-5V < V < 0V$	Limited by the source when user re-inject current, see figure 16
C	CURRENT			
Req-1	Driving capability	> 500 mA		
Req-2	Load current		$22 \text{ mA} \leq \text{load} \leq 500 \text{ mA}$	Considering the whole DM ⁽⁵⁾ high level voltage range
Req-3	Source current limitation	$\leq 1 \text{ A}$		
Req-4	Free Wheeling current capability during Twu	>500mA		See figure 16

Req-5	Free Wheeling current during Twu		$\leq 500\text{mA}$	See figure 16
Req-6	Free Wheeling current capability after Twu	$> 5\text{mA}$		See figure 16
Req-7	Free Wheeling current after Twu		$< 5\text{mA}$	See figure 16
D	IMPEDANCE ($Z_{DM}^{(5)}$: Differential impedance excluding the two serial diodes⁽¹⁾)			
Req-1	Impedance under $DM^{(5)}$ low voltage		$R \leq 9\text{k}\Omega$	

(1) Schematic Definition of Z_{DM} :




Code	PARAMETERS	SOURCE SIDE	USER SIDE	COMMENT
E	TIME			
Req-1	Rise Time (Tr)	$50 \mu s \leq Tr \leq 500 \mu s$		
Req-2	Fall Time (Tf)	$1 \mu s \leq Tf \leq 600 \mu s$		N/A for a not loaded HLC output
Req-3	« On » duration (Td)	$500ms \leq Td \leq 530ms$	$500ms \leq Td \leq 530ms$	
Req-6	« On » duration (Td) for long HLC	$530ms \leq Td \leq 1s$	$530ms \leq Td \leq 1s$	
Req-7	« On » duration (Td) programmable range	$15ms \leq Td \leq 1s$		
Req-4	Free wheeling time	$110ms \leq Tws \leq 140ms$	$Twu < 60ms$	See figure 16
Req-8	Free wheeling time for long HLC	$110ms \leq Tws \leq 210ms$	$Twu < 60ms$	See figure 16
Req-9	Free wheeling time programmable range	$15ms \leq Tws \leq 1s$		
Req-5	Spurious Command		See here below Req H-1	No activation of the user
F	GROUNDING AND ISOLATION ⁽²⁾			
Req-1	Between matrix ground and Chassis: R equivalent	$113 K\Omega < R < 2 M\Omega$	$> 10 M\Omega$	
Req-2	Between one row or one column and Chassis: Equivalent Capacitance (In // R equivalent)	$C_{CM}^{(5)} < 1nF$	$C_{CM}^{(5)} < 500 pF^{(3)}$	
Req-3	Between matrix ground and Chassis: C equivalent (In // R equivalent)	$C_{CM}^{(5)} < 50 nF^{(3)}$ (for PLDIU)		
Req-4	between row / column lines and relay or opto-coupler at user side		galvanic isolation	use of relay coil or opto-coupler at user side
H	SPECIFIC REQUIREMENT			
Req-1	Transient low "0" voltage	N/A	The input HLC shall not be activated with the following setup ⁽⁴⁾	

⁽²⁾ Primary and users secondary grounds shall be considered connected to chassis for measurements

⁽³⁾ Capacitance value shall be considered at a frequency around 10 KHz

⁽⁴⁾ Equivalent circuit :



U=29V with rise time between $50\mu\text{s}$ to $500\mu\text{s}$

⁽⁵⁾ CM: Common mode / DM: Differential Mode

Table 8: HLC electrical characteristics

*




Figure 16 : HLC free wheeling chronogram




illustration of table 8 user requirements (voltages)

Reference **SB4-SAT-AD1-P4-REQ-589**

Each return shall be electrical insulated from others returns.

*

Reference **SB4-SAT-AD1-P4-REQ-590**

For HLC a single return shall be allowed for a maximum of 4 HLC commands.

*

6.2.8 SBDL Electrical Characteristics


Reference **SB4-SAT-AD1-P4-REQ-626**

The following electrical characteristics shall be applied to a "point to point" connection. The cross strap of two redundant transmitters (MASTER) inside the unit (the same Pcb) is allowed.


*

SBDL electrical interface is according to one of these schematics (Option1 and Option2):

OPTION 1



OPTION 2



Reference **SB4-SAT-AD1-P4-REQ-241 b**

SBDL serial link differential signals shall be identified as "non-inverted" and "inverted line".

*

Reference **SB4-SAT-AD1-P4-REQ-559**

The status of the signal shall be defined as true (logical " 1 ") when the non-inverted line has a positive voltage level w.r.t. the inverted line, i.e. when the non inverted line is at a high voltage level and the inverted line is at a low voltage level.

*

Reference **SB4-SAT-AD1-P4-REQ-560**

The status of the signal shall be defined as false (logical " 0 ") when the non-inverted line has a negative voltage with respect to the inverted line, i.e. when the non-inverted line is at a low level and the inverted line is at a high level.

*

Reference **SB4-SAT-AD1-P4-REQ-243 c**


The SBDL interfaces shall comply with the following characteristics:

Code	PARAMETERS	SOURCE SIDE (transmitter)	USER SIDE (receiver)	COMMENT
A	TYPE			
Req-1	Output type	Differential driver or balanced driver		Differential driver required for ML16 drivers
Req-2	Input type		Differential	
B	VOLTAGE			
Req-1	Low level output voltage (VOL)	0V to 0.5V		D-Req4 (common mode)
Req-2	High level output voltage (VOH)	4 V to 5.5V		D-Req4 (common mode)
Req-3	Low level differential output voltage (logical 0)	-5.5 V to -3.5 V	See (1)	D-Req5
Req-4	High level differential output voltage (logical 1)	3.5 V to 5.5 V	See (1)	D-Req5
Req-5	Logical « 0 » differential threshold		-1V min	
Req-6	Logical « 1 » differential threshold		+1V max	
Req-7	CM Permanent Fault Voltage Emission	-0.5V to +7V		
Req-8	CM Permanent Fault Voltage Emission		-0.5V to +7V	through 2K Ω
Req-9	Overvoltage Tolerance (CM)	-7V to +12V		through 2K Ω
Req-10	Overvoltage Tolerance (CM)		-7V to +12V	
C	CURRENT			
Req-1	Current capability	20mA min. 100mA max.		Differential short circuit
D	IMPEDANCE			
Req-1	Power on differential Impedance	120 Ω \pm 10%		Serial resistor required
Req-2	Power off differential Impedance	4 K Ω min.		
Req-3	AC differential Impedance		120 Ω in series with 100 pF to 1nF max.	Option 1
Req-4	AC differential Impedance		2 x 2.2 K Ω min with 10 pF min. in parallel	Option 2 (Max. capacitor value is limited by propagation time)
Req-5	DC in line series resistor		2.2 K Ω min.	the value is related to each receiver input
Req-6	DC differential Impedance		10 K Ω min.	

Code	PARAMETERS	SOURCE SIDE (transmitter)	USER SIDE (receiver)	COMMENT
E	TIME			
Req-1	Rise Time (Tr)	$10 \text{ ns} \leq T_r \leq 100 \text{ ns}$		Measured on 120Ω with 50pF in parallel. Only applicable to ML16/DS16
Req-2	Fall Time (Tf)	$10 \text{ ns} \leq T_f \leq 100 \text{ ns}$		Measured on 120Ω with 50pF in parallel Only applicable to ML16/DS16
F	GROUNDING AND ISOLATION			
Req-1	from Secondary Ground (0Vs)	Circuit is referenced to 0Vs	Circuit is referenced to 0Vs	
Req-2	from Primary Ground	Isolated ($> 1\text{M}\Omega // 50\text{nF}$)	Isolated ($> 1\text{M}\Omega // 50\text{nF}$)	
Req-3	from chassis	Connected	Connected	

Table 9: SBDL characteristics

- (1) Two solutions are acceptable for the receiver :
*use a classical differential receiver with the following characteristics



- The hysteresis H has to be greater than $0.8V$
- The high level threshold has to be under $1V$ and the low level threshold has to be above $-1V$ (differential measure).

* use the differential line receiver **HS-26C(T)32MS** specially designed for such applications.

*

6.2.9 Memory Load Command (ML16)

6.2.9.1 Command Definition

6.2.9.2 Conventions

6.2.9.3 MLC schematics

6.2.9.4 Memory Load Command timing

6.3 Telemetry interface

6.3.1 Telemetry users

6.3.2 Telemetry channel types

The telemetry channel types are :

- a. Analog Channel (AN)
- b. Digital Bi Level Channels (DB)
- c. Digital relay channels (DR)
- d. Digital Serial Channel 16-bit (DS16)
- e. Thermistors Power Supply and Conditioning (TH)

6.3.3 Analog channels

6.3.3.1 Analog channels definition

For ADSP users the analog TM is coded in 12 bits.

For unit including BBC/RUBI device, the analog TM is coded in 10 bits.

6.3.3.2 Analog channels states

The system accuracy of the analog channels is better than ± 1 % of full scale.

6.3.3.3 Analog channels accuracy

Reference **SB4-SAT-AD1-P4-REQ-244 b**

The accuracy of the analog channel signal conditioning in the source shall be as specified in the corresponding subsystem specification but shall be limited to ± 0.5 % of full scale.

*

Reference **SB4-SAT-AD1-P4-REQ-613**

The overall A/D conversion accuracy including sampling error, quantization error plus offset shall be less than ± 0.5 % of full scale.

*

6.3.3.4 Analog channels coding


6.3.3.5 Source side requirements

6.3.3.6 User side (or receiver side) requirements



6.3.3.7 Analog channels schematics

6.3.3.8 Analog channels characteristics

- Standard analog channel:



- Parameter definition:



Reference **SB4-SAT-AD1-P4-REQ-250 c**

The analog telemetry shall comply with these analog electrical characteristics:

Code	PARAMETERS	SOURCE SIDE	USER SIDE	COMMENT
A	TYPE			
Req-1	Output type	Single ended		
Req-2	Input type		Differential	
B	VOLTAGE			
Req-1	Range	0 V / 5.12V		
Req-2	Fault Voltage Emission	± 15 V	± 15 V	
Req-4	Fault Voltage Tolerance	± 17 V	± 17 V	
C	CURRENT			
Req-1	Over-current	≤ 15 mA		permanent
D	IMPEDANCE			
Req-1	impedance ON	$R_s \leq 5 \text{ K}\Omega$ in parallel with $100 \text{ nF} \leq C \leq 1 \text{ }\mu\text{F}$ ($R_S \times C \geq 0,1 \text{ ms}$)	$\geq 1 \text{ M}\Omega$	
Req-2	impedance OFF	$R_P \leq 100 \text{ k}\Omega$ (2)	$\geq 1 \text{ M}\Omega$	
Req-3	Receiver input Capacity		100 pF Max	500 pF for harness
Req-4	DC in line series resistor		$R_e \geq 3 \text{ K}\Omega$	value related to each receiver input
Req-5	Receiver filter Capacity		$C_p \geq 10 \text{ nF}$	
E	GROUNDING AND ISOLATION			
Req-1	from secondary ground (0Vs)	Connected	$\geq 1 \text{ M}\Omega$	

Table 11: Analogic telemetry characteristics

(2) R_p is the impedance between positive output and the ground when the unit (source side) is OFF.

*

6.3.3.9 Analog channels interconnection

6.3.3.9.1 High-priority telemetry signal

6.3.3.9.1.1 High-priority telemetry definition

6.3.3.9.1.2 *High-priority telemetry harness*

6.3.3.9.1.3 *High-priority telemetry fail-safe requirements*

6.3.3.9.2 *Low priority telemetry signal*

6.3.3.9.2.1 *Low priority telemetry definition*

6.3.3.9.2.2 *Low-priority telemetry harness*

6.3.3.9.3 *Cold redundancy*

6.3.3.9.3.1 *Cold redundancy telemetry*

6.3.3.9.3.2 *Cold redundancy telemetry harness*

6.3.3.9.3.3 *Cold redundancy telemetry fail-safe requirements*

6.3.4 Digital Bi-level channel

6.3.4.1 Digital Bi-Level channel definition

Reference **SB4-SAT-AD1-P4-REQ-562**

The digital bi-level information shall be presented by the source in the form of a voltage that can assume only two distinct values, an on-level ("ONE" level) and an off level ("ZERO" level).

*


6.3.4.2 Digital Bi-Level trade-off

6.3.4.3 Source side requirements

6.3.4.4 User side (or receiver side) requirements

6.3.4.5 Digital Bi-Level channel telemetry schematics

6.3.4.6 Digital Bi-Level channel characteristics



Reference **SB4-SAT-AD1-P4-REQ-260 c**

The digital bi-level telemetry shall comply with these digital bi-level electrical characteristics :

Code	PARAMETERS	SOURCE SIDE	USER SIDE	COMMENT
A	TYPE			
Req-1	Output type	Single ended		
Req-2	Input type		Differential	
Req-3	Transfer	DC COUPLER	DC COUPLER	
B	VOLTAGE			
Req-1	Low level output voltage (discrete "0")	0V to 0.5V		
Req-2	High level output voltage (discrete "1")	+3.5V to +10V		
Req-3	Fault Voltage Emission	± 15 V	± 15 V	
Req-4	Fault Voltage Tolerance	± 17 V	± 17 V	
C	CURRENT			
Req-1	Over-current	≤ 10 mA		permanent
D	IMPEDANCE			
Req-1	impedance ON	$R_s \leq 5 \text{ K}\Omega$ in parallel with $100 \text{ nF} \leq C \leq 1 \text{ }\mu\text{F}$ ($R_S \times C \geq 0,1 \text{ ms}$)	$\geq 220 \text{ k}\Omega$	
Req-2	impedance OFF	$R_P \leq 100 \text{ k}\Omega$ (2)	$\geq 1 \text{ M}\Omega$	
Req-3	Capacitance		100 pF max	500 pF for harness
E	GROUNDING AND ISOLATION			
Req-1	from secondary ground (0Vs)	connected	isolated ($\geq 1 \text{ M}\Omega$)	

Table 12: Digital bilevel telemetry characteristics

(2) R_p is the impedance between positive output and the ground when the unit (source side) is OFF.

*

6.3.4.7 Digital Bilevel channels interconnection

6.3.4.7.1.1 High-priority telemetry definition

6.3.4.7.1.2 High-priority telemetry harness

6.3.4.7.1.3 High-priority telemetry fail-safe requirements

6.3.4.7.2 Low priority telemetry signal

6.3.4.7.2.1 Low priority telemetry definition

6.3.4.7.2.2 Low-priority telemetry harness

6.3.4.7.3 Cold redundancy

6.3.4.7.3.1 Cold redundancy definition

6.3.4.7.3.2 Cold redundancy telemetry harness

6.3.5 Digital switch closure channel telemetry

The Digital relay acquisition also called DR shall be used to transmit a relay or a switch status signal.

6.3.5.1 Digital switch closure telemetry types


6.3.5.1.1 High-priority telemetry signal

6.3.5.1.2 Low priority telemetry signal

6.3.5.2 Cold redundancy definition

6.3.5.3 Matrix switch closure acquisition definition

The matrix switch closure acquisitions are performed through a matrix organisation. One row is pulled up to a positive voltage and the switch closure status is acquired on the column.



6.3.5.3.1 Switch closure matrix acquisition schematics

6.3.5.3.2 Source side requirements

Source side is related to the switch closure location

Reference **SB4-SAT-AD1-P4-REQ-266 b**

All source shall provide two diodes in series with the switch closure device.

*

Reference **SB4-SAT-AD1-P4-REQ-267 b**

deleted

*

Reference **SB4-SAT-AD1-P4-REQ-268 a**

The source equipment shall provide a galvanic isolation between the switch closure (contact or opto-coupler transistor) lines and the source electrical circuitry

*

Reference **SB4-SAT-AD1-P4-REQ-269 b**

The source equipment shall not impose any potential or grounding reference on any row or column.

*

Reference **SB4-SAT-AD1-P4-REQ-563**

Closed contact shall correspond to the TM "Zero" level with the unit powered or active

*

Reference **SB4-SAT-AD1-P4-REQ-564**

Open contact shall correspond to the TM "One" level with the unit unpowered or inactive

*

6.3.5.3.3 *Receiver (or user) side requirements*

Receiver side correspond at one hand to the switch closure polarization outputs and at the other hand to the switch closure acquisition input.

6.3.5.3.4 *Matrix switch closure harness concept*

6.3.5.4 Single ended switch closure acquisition definition

6.3.5.4.1 *Source side requirements*

6.3.5.4.2 *Receiver (or user) side requirements*

6.3.5.4.3 *Digital relay channel telemetry schematics*

6.3.5.4.4 *Single ended switch closure harness concept*

6.3.5.5 Digital relay channel telemetry characteristics

Reference **SB4-SAT-AD1-P4-REQ-308 c**

For matrix organization, the digital relay telemetry shall comply with these digital relay electrical characteristics :

Code	PARAMETERS	SOURCE SIDE DR	USER SIDE PCB	COMMENT
A	TYPE			
Req-1	Output type	differential		
Req-2	Input type		differential	for matrix organisation
B	VOLTAGE			
Req-1	Row min. voltage	N/A	9V	
Req-2	DM fault voltage emission	Not allowed	± 17 V	
Req-3	DM fault voltage tolerance	-17 V	N/A	permanent, ON or OFF
Req-4	DM fault voltage tolerance	± 17 V	N/A	permanent OFF only
Req-5	CM fault voltage emission	Not allowed	± 17 V	
Req-6	Drop voltage («ON state »)	$\leq 3,7$ V at 1mA		- relay : 2 diodes + 1 relay contact - opto : 2 diodes+1 transistor junction
Req-7	CM Fault Voltage Tolerance	± 17 V	± 17 V	DM = 0
C	CURRENT			
Req-1	Contact capability 'ON'	$I \geq 1$ mA	$0,5 \text{ mA} < I < 5 \text{ mA}$	Permanent, closed contact
Req-2	Contact capability 'OFF' (leakage)	$< 200 \mu\text{A}$ @ 17V		Permanent, open contact
Req-3	Fault Current emission	N/A	< 100 mA	

Code	PARAMETERS	SOURCE SIDE DR	USER SIDE PCB	COMMENT
E	MATRIX DR GROUNDING AND ISOLATION ⁽¹⁾			
Req-1	between row / column lines and Chassis	$\geq 1 \text{ M}\Omega$ // $< 50 \text{ pF}$ for switch** $< 500 \text{ pF}$ for all the other equipment**	$113 \text{ K}\Omega < R < 10 \text{ M}\Omega$ // $// < 25 \text{ pF}$	** Only stray capacitance, no physical capacitance shall be added. Note: For Repeater Subsystem only the equivalent capacitance for one MAP equivalent matrix (contribution of all units connected) shall be lower than 33nF.
Req-2	Between matrix ground and Chassis		$113 \text{ K}\Omega < R < 10 \text{ M}\Omega$ // $10\text{nF} < C_{\text{CM}} < 50\text{nF}$ for PLDIU or $10\text{nF} < C_{\text{CM}} < 34\text{nF}$ for PFDIU	
Req-3	Between switch closure lines and the electrical circuitry	galvanic isolation		use of relay contact or opto-coupler transistor at source side

⁽¹⁾ Primary and users secondary grounds shall be considered connected to chassis for measurements

(1) Primary and users secondary grounds shall be considered connected to chassis for measurements

Table 13: Digital relay telemetry characteristics (For matrix acquisition)

*

Reference **SB4-SAT-AD1-P4-REQ-643**

A single return shall be allowed for a maximum of 4 DR telemetries

*

Reference **SB4-SAT-AD1-P4-REQ-632**

For single ended acquisition, the digital relay telemetry shall comply with these digital relay electrical characteristics :

Code	PARAMETERS	SOURCE SIDE DR	USER SIDE PCB	COMMENT
A	TYPE			
Req-1	Output type	differential		
Req-2	Input type		Single ended	for single ended acquisition
B	VOLTAGE			
Req-1	DM fault voltage emission	Not allowed	± 16 V	
Req-2	DM fault voltage tolerance	± 16 V	N/A	permanent OFF only
Req-3	Drop voltage («ON state») for DR ABM / MBSV / Umbilical	≤ 4 V / 400mA / 50ms		Only for ABM / MBSV / Umbilical
	Drop voltage («ON state») for DR BSV/ SMU / PYPGP	$\leq 0,5$ V / 10mA		Only for BSV/ SMU / PYPGP
	Drop voltage («ON state») for DR TOM/ BAPTA / SADM	≤ 1 V / < 1mA		Only for TOM/ BAPTA / SADM
C	CURRENT			
Req-1	Contact capability 'OFF' (leakage)	<100 μ A @ 5V		Permanent, open contact
Req-2	Fault Current emission	N/A	<100mA	

Code	PARAMETERS	SOURCE SIDE DR	USER SIDE PCB	COMMENT
E	SINGLE COMMAND GROUNDING AND ISOLATION			
Req-1	From Primary or Secondary Ground	Galvanic isolation		Not applicable to optical switches (BAPTA/SADM)
Req-2	Chassis	Isolated (≥ 1 M Ω)		Not applicable to optical switches (BAPTA/SADM)

Table 14: Digital relay telemetry characteristics (Single ended acquisition)

*

Reference **SB4-SAT-AD1-P4-REQ-591**

For an equipment all digital relay telemetry return shall be insulated from all other digital relay telemetry return and from grounding

6.3.6 Digital serial channels : DS16

6.3.6.1 Telemetry definition

6.3.6.2 Conventions

6.3.6.3 Digital serial telemetry schematics

6.3.6.4 Corresponding TC

6.3.6.5 Digital serial Electrical characteristics

6.3.6.6 Digital serial telemetry timing

6.3.6.7 Digital Serial channels interconnection

6.3.6.7.1 High-priority telemetry signal

6.3.6.7.1.1 High-priority telemetry definition

6.3.6.7.1.2 High-priority telemetry harness

6.3.6.7.1.3 High-priority telemetry fail-safe requirements

6.3.6.7.2 Low priority telemetry signal

6.3.6.7.2.1 Low priority telemetry definition

6.3.6.7.2.2 Low-priority telemetry

6.3.6.7.2.3 Low-priority telemetry harness

6.3.6.7.3 Cold redundancy

6.3.6.7.3.1 Cold redundancy definition

6.3.6.7.3.2 Cold redundancy telemetry

6.3.6.7.3.3 Cold redundancy telemetry harness

6.3.7 Thermistors power supply and conditioning (TH)

6.3.7.1 Thermistors type

6.3.7.1.1 Type : GB42 or equivalent

6.3.7.1.2 Type: FENWAL or equivalent

6.3.7.1.3 *Type: BETATHERM or equivalent*

6.3.7.1.4 *Type : Gulton 34 TD 25 or equivalent*

6.3.7.1.5 *Type : ROSEMOUNT 118MF Platinum resistance*

6.3.7.1.6 *Thruster thermistor(PT200)*

6.3.7.2 Thermistors schematics

6.3.7.3 Thermistors channel telemetry characteristics

6.4 UMBILICAL INTERFACE

6.5 UMBILICAL INTERFACE

6.5.1 Umbilical definition

6.5.2 TC (transceiver) requirements

6.5.3 Umbilical TC requirements

6.5.4 Umbilical TM requirements

6.5.5 Umbilical Strap

6.6 TTC : TRANSCEIVER SIGNALS INTERFACE

6.7 SMU / Transceiver interfaces

6.7.1 SMU / Receiver interfaces

6.7.1.1 Transceiver TC

Reference **SB4-SAT-AD1-P4-REQ-583**

The interface between receiver and the SMU shall provide (form SBDL signal): Squelch, Clock, Lock Status and Data signals.




Figure 11: Signals between receiver and SMU.

$T1 : \leq 168 \text{ bits duration}$

$1 \text{ bit duration} \leq T2 \leq 128 \text{ bits duration}$

$T3 \text{ \& } T4 \leq 100\text{ms}$

$Tc1 \text{ (Bit clock period)} = 1 \text{ Bit rate } \pm 5\%$

$Th3 \text{ (TC bit clock high level duration at 50\% edge)} : \geq 60\mu\text{s}$

$Tl3 \text{ (TC bit clock low level duration at 50\% edge)} : \geq 60\mu\text{s}$

$Ts2 \text{ (Set-up time from NRZ DATA bit stable to clock falling edge (sampling edge))} : \geq 10\mu\text{s}$

$Th2 \text{ (Hold time from clock falling edge to NRZ DATA bit change)} : \geq 20\mu\text{s}$

The above described interface is used to transmit from the receiver to the SMU the following signal : SQUELCH , CLOCK , DATA

*

Reference **SB4-SAT-AD1-P4-REQ-584**

The receiver bit clock shall be running as soon as Lock Status is 'high'.

*

Reference **SB4-SAT-AD1-P4-REQ-326 b**

Data Validation shall be performed on the falling edge of the clock signal.

*

Reference **SB4-SAT-AD1-P4-REQ-327 a**

The bit clock stability shall be better than +/- 5% as soon as SQUELCH is high and until SQUELCH falls to low.

*

6.7.2 SMU / Transmitter interfaces

6.7.2.1 TRANSCEIVER TM video signals


Reference **SB4-SAT-AD1-P4-REQ-330 d**

The TM video signals shall comply with the following characteristics :

Code	PARAMETERS	Transmitter side SMU	Receiver side	COMMENT
A	TYPE			
Req-1	Output type	single ended		
Req-2	Input type		differential	
Req-3	Type of Modulation	NRZ-L/BPSK	NRZ-L/BPSK	
Req-4	Waveform	Filtered quasi sine wave	Filtered quasi sine wave	
B	VOLTAGE			
Req-1	output AC voltage	$3V \pm 5.7\%$ peak to peak		
Req-2	DC Fault Voltage Emission	$-1V < U < 10V$	$\pm 17V$ in series with $> 2k\Omega$	
Req-3	DC Fault Voltage Tolerance	$\pm 17V$ in series with $> 2k\Omega$	$-1V < U < 10V$	
C	IMPEDANCE			
Req-1	output impedance (1)	$< 100\Omega$ in series with $> 100nF$		
Req-2	input impedance		$> 10k\Omega // < 500pF$	
D	SPECIFIC REQUIREMENT			
Req-1	TM sub-carrier frequency	65536 Hz	65536 Hz	upgrade : 32768Hz
Req-2	TM sub-carrier frequency stability	$\pm 10^{-4}$		
Req-3	TM bit rate	4096 bit/s or 8192 bit/s	4096 bit/s or 8192 bit/s	
Req-4	Phase plot accuracy	$\pm 2^\circ$		Difference between theoretical and real phase
Req-5	group delay variations	$< 1\mu s$ peak to peak		
Req-6	Amplitude distortion	< 1 dB peak to peak		
Req-7	signal to noise ratio	65 dBHz		

Code	PARAMETERS	Transmitter side SMU	Receiver side	COMMENT
Req-8	Spurious and Harmonics	<ul style="list-style-type: none"> • <-20dBc : 0<f<220kHz • <-60dBc : f>220kHz 32768Hz +/-8kHz 65536 Hz +/- 8kHz [15kHz ;30kHz] 100kHz +/-1kHz 	<p>N/A</p> <p>N/A</p>	<p>With respect to TM sub carrier levels</p> <p>TM signal bandwidth</p> <p>TM signal bandwidth</p> <p>Ranging signals bandwidth</p> <p>Ranging signals bandwidth</p>
Req-9	phase step response accuracy	$\pm 5\%$ (2)		
E	FAIL SAFE PROTECTION			
Req-1	protection	short circuit proof		
F	GROUNDING AND ISOLATION			
Req-2	From primary ground	Isolation $\geq 1\text{M}\Omega$	Isolation $\geq 1\text{M}\Omega$	
Req-3	From chassis	Grounded	Isolation $\geq 1\text{M}\Omega$	

(1)



(2) At all times, for more than 25% of a sub-carrier period after a phase reversal, the phase of the modulated sub-carrier shall be within $\pm 5\%$ of a perfect signal.

Table 25: TM Video Signal Characteristics.

*

6.7.3 SMU / Cipherring

6.8 EMERGENCY SIGNAL

6.9 Alarm signal

6.9.1 Emergency signal definition

6.9.2 Emergency signal characteristics

6.9.3 Alarm signal characteristics

6.9.4 Emergency signals returns on source side

6.9.4.1 Emergency signals returns référence

6.9.4.2 Emergency signals returns separation

6.9.4.3 Emergency signal returns number

6.9.5 Emergency signals returns on user side

6.9.5.1 Emergency signals returns référence

6.9.5.2 Emergency signals common return

6.9.5.3 Emergency signals returns number

6.9.6 Emergency signals interconnection

6.9.6.1 High-priority signal

6.9.6.1.1 High-priority definition

6.9.6.1.2 High-priority telemetry

6.9.6.1.3 High-priority telemetry harness

6.9.6.1.4 High-priority telemetry fail safe requirements

6.9.6.2 Low priority telemetry signal

6.9.6.2.1 Low priority telemetry definition

6.9.6.2.2 Low-priority telemetry

6.9.6.2.3 Low-priority telemetry harness

6.10 Synchronisation signals

6.11 ALARMS SIGNALS

6.12 UPS INTERFACES

6.13 Propulsion interfaces

6.13.1 Cross-straping

6.13.2 ABM valves

6.13.3 Commanding and monitoring Bi-Stable Valves

6.13.4 Bistable Valves interface

6.13.5 Thruster Bi-stable valves

6.13.6 PPS Valve (VACCO)

6.13.7 PPS Bi-stable valves

6.13.8 Mono-Stable Valves

6.13.8.1 Mono-stable Valve Interface

6.13.9 Thruster Mono-Stable Valves

6.13.10 UPS Digital relay characteristics

6.13.11 Pressure Transducer

6.13.11.1 Standard pressure transducer

6.13.11.1.1 Standard pressure transducer supply characteristics

6.13.11.1.2 Standard pressure transducer telemetry characteristics

6.13.11.2 High Accuracy Pressure Transducer :

6.13.11.2.1 High accuracy pressure transducer supply characteristics

6.13.11.2.2 High accuracy pressure transducer telemetry characteristics

6.14 Heaters characteristics

6.14.1 General characteristics

6.14.2 Heaters interface characteristics

6.15 Deployment, Full Step, Sinus Cosinus motors Interfaces

6.15.1 Bi and three phases steppers interface characteristics

6.15.1.1 Antenna pointing motor interfaces

6.15.1.2 Thruster orientation motor interfaces

6.15.2 Brush motor interface

6.15.3 Sensors Interfaces

6.15.3.1 Potentiometers Interfaces

6.15.3.2 Micro-switch Interface

6.15.3.3 Optical Encoder Interface

6.15.3.4 Optical switch interface

6.15.3.5 Strain gauge

6.15.3.5.1 Deployment strain gauge

6.15.3.5.2 Battery Strain gauge

6.16 PYRO Interfaces

6.16.1 Initiator interface

6.16.2 PYRO Characteristics

6.17 AOCS Interfaces

6.17.1 Coarse Sun Sensor interface

6.17.2 Reaction Wheel interface

6.17.2.1 Torque command

6.17.2.2 Bi-level telemetry : Wheel direction and Wheel NOGO

6.17.2.3 Wheel direction and Wheel NOGO Telemetry

6.17.2.4 Bi-level telemetry : Tachometer

6.17.2.5 Tachometer telemetry

6.17.2.6 Motor current telemetry : PWM

6.18 NUMBER OF CONNECTOR PINS FOR RETURN LINES AND SHIELDING

6.19 Data Bus interfaces

Two types of Data bus are available on SB4000 :

- OBDH - 485
- 1553

The nominal bus is OBDH - 485.

The use of 1553 bus is limited to AOCS equipments :

- Startracker
- Gyro
- IRES

6.19.1 OBDH - 485

The "Data Bus Network Electrical and Protocol Specification" (SBF 6AV2 AS SP 338) document comprises the requirements to be satisfied by the OBDH-485.
(See chapter "Applicable documents")

6.19.2 1553 BUS INTERFACE

The Bus 1553 Applicable documents comprise the requirements to be satisfied by the bus 1553.
(See chapter "Applicable documents")

END OF DOCUMENT