

dp
u_instr_mem
instr_mem
u_mw_pc_plus4
u_mw_readdata
u_fd_instr
u_pc_mux
mux2
u_result_mux
mux3
u_mw_resultsrc
pipeline_reg__parameterized3
u_mw_aluresult
u_pc
pc
u_em_memwrite
u_em_aluresult
u_em_writedata
u_mw_regwrite
u_fd_pc_plus4
u_de_pc_plus4
u_em_pc_plus4
u_pc_plus4_f
adder
RTL_INV
u_fd_pc
u_de_pc
u_pc_target_e
u_em_resultsrc
u_de_immm
u_de_alucontrol
u_de_branch
u_extend
extend
u_de_alusrc
u_de_rd1
u_de_rd2
u_forward_b_mux
u_forward_a_mux
u_srcb_mux
u_alu
alu
u_de_jump
u_PCSrcE_j
RTL_AND
RTL_OR
u_ZeroE_j
u_RegWriteM_j
u_ResultSrcM0_j
u_PCSrcE_j
u_controller
controller
u_de_resultsrc
pipeline_reg__parameterized3
u_de_rs1
pipeline_reg__parameterized0
u_de_rs2
u_de_regwrite
pipeline_reg__parameterized2
u_em_rd
u_mw_rd
u_em_regwrite
u_hazard_unit
hazard_unit
u_regfile
regfile
clk
reset
datapath