
Processor Design – Single Cycle Processor

Hung-Wei Tseng

Recap: the stored-program computer

- Store instructions in memory
- The program counter (PC) controls the execution




Recap: Performance Equation


- CPI (Cycles Per Instruction)
 - Machine implementation, microarchitecture, compiler, application, algorithm, programming language, programmer
- Cycle Time (Seconds Per Cycle)
 - Process technology, microarchitecture, ISA, programmer
 We will be talking about this!

Recap: MIPS ISA

R-type: add, sub, and etc...



I-type: addi, lw, sw, beq, and etc...




J-type: j, jal, and etc...

0 DIIS	20 DIIS
opcode	target

OG hita

Recap from CSE140: Clock

- A hardware signal defines when data is valid and stable
 - Think about the clock in real life!
- We use edge-triggered clocking
 - Values stored in the sequential logic is updated only on a clock edge



Announcement

- Reading quizzes for 4.5-4.9 due tomorrow
- No new reading quizzes until midterm (oh! yeah~~~)
- Homework 2 due next Monday

Outline

Implementing a Single-cycle MIPS processor

Designing a simple MIPS processor


- Support MIPS ISA in hardware
 - Design the datapath: add and connect all the required elements in the right order
 - Design the control path: control each datapath element to function correctly.
- Starts from designing a single cycle processor
 - Each instruction takes exactly one cycle to execute

Basic steps of execution

- Instruction fetch: where? instruction memory
- Decode:
 - What's the instruction?
 - Where are the operands? registers
- Execute ALUs
- Memory access
 - Where is my data?data memory
- Write back


registers

- Where to put the result
- Determine the next PC




Recap: MIPS ISA

R-type: add, sub, and etc...



I-type: addi, lw, sw, beq, and etc...




• J-type: j, jal, and etc...
6 bits 26 bits

opcode target

Implementing an R-type instruction

- How many of the following datapath elements is necessary for an R-type instruction?
 - I. Instruction Memory
 - II. Data memory
 - III. Register file
 - IV. Program counter



E. 5


Implementing an R-type instruction

- What's right order of accessing the datapath elements for an R-type instruction? (only count the first time touching it)
 - I. Instruction Memory
 - II. Data memory
 - III. Register file
 - IV. Program counter
 - V. ALU
 - A. I, III, V, IV
 - B. IV, I, III, V
 - C. I, V, III, IV
 - D. IV, V, I, III
 - E. none of the above

Implementing an R-type instruction



```
instruction = MEM[PC]
REG[rd] = REG[rs] op REG[rt]
PC = PC + 4
```




Implementing a load instruction

- How many of the following datapath elements is necessary for a load instruction?
 - I. Instruction Memory
 - II. Data memory
 - III. Register file

E. 5

IV. Program counter




14

Implementing a load instruction

- What's right order of accessing the datapath elements for a load instruction? (only count the first time touching it)
 - I. Instruction Memory
 - II. Data memory
 - III. Register file
 - IV. Program counter
 - V. ALU
 - A. IV, I, III, V, II
 - B. IV, I, III, II, V
 - C. IV, I, V, II, III
 - D. IV, I, II, V, III
 - E. none of the above


Implementing a load instruction



16

Implementing a store instruction

- How many of the following datapath elements is necessary for a store instruction?
 - I. Instruction Memory
 - II. Data memory
 - III. Register file
 - IV. Program counter
 - V. ALU



Implementing a store instruction

- What's right order of accessing the datapath elements for a store instruction? (only count the first time touching it)
 - I. Instruction Memory
 - II. Data memory
 - III. Register file
 - IV. Program counter
 - V. ALU
 - A. IV, I, III, V, II
 - B. IV, I, III, II, V
 - C. IV, I, V, II, III
 - D. IV, I, II, V, III
 - E. none of the above

Implementing a store instruction


6 bits 5 bits 5 bits 16 bits

opcode rs rt immediate / offset

instruction = MEM[PC]

MEM[signext(immediate) + REG[rs]] = REG[rt]

PC = PC + 4



Implementing a branch instruction

- How many of the following datapath elements is necessary for a branch instruction?
 - I. Instruction Memory
 - II. Data memory
 - III. Register file
 - IV. Program counter
 - V. ALU

```
A. 1
```

B. 2

C. 3

D. 4

E. 5

```
instruction = MEM[PC]
PC = (REG[rs] == REG[rt]) ? PC + 4 + SignExtImmediate *4 : PC + 4
6 bits 5 bits 5 bits 16 bits

opcode rs rt immediate / offset
```


Implementing a branch instruction

6 bits 5 bits 5 bits 16 bits

opcode rs rt immediate / offset

instruction = MEM[PC]


PC = (REG[rs] == REG[rt]) ? PC + 4 + SignExtImmediate *4 : PC + 4



Performance of a single-cycle processor

- How many of the following statements about a singlecycle processor is correct?
 - The CPI of a single-cycle processor is always 1
 - If the single-cycle implements lw, sw, beq, and add instructions, the sw instruction determines the cycle time
 - Hardware elements are mostly idle during a cycle
 - We can always reduce the cycle time of a single-cycle processor by supporting fewer instructions
 - A. 0
 - B. 1
 - C. 2
 - D. 3
 - E. 4

Do we need to modify the current processor



- B. Yes. We only need to modify datapath
- C. No. But we should modify for better performance
- D. No. Just changing the control signals is fine
- E. Single cycle cannot do jump register

Q&A