

Vulture Platform Computer (VPC)

Principles of Operation: Specification & Instruction Set Revision v.2.2 12/13/2017 - Final Term (patched with novel feature)

By Rafael Brito rab405@g.harvard.edu rafaebrito@gmail.com

CSCI E-93 Computer Architecture – Fall 2017 Prof James Frankel



Table of Contents

Table of Contents	2
Document Revision of Changes	4
Introduction	<i>6</i>
Specifications and Block Design	<i>6</i>
Block diagram	
Instructions Set Architecture (ISA)	8
Register-type Instructions (R-Type)	8
RADD	
RSUB	9
RAND	10
ROR	10
RNOR	10
RXOR	
RXNOR	11
RSLT	12
SRSRL	12
SRSLL	12
SBSRL	13
SBSLL	13
LR	
WSR	
Immediate-type Instructions (I-Type)	14
IADD	15
ISUB	15
IAND	16
IOR	16
INOR	17
IXOR	17
ISLT	17
SILU	18
SILOAD	18
SISTORE	19
LW	19
SW	20
Jump Type Instructions	21
SIBEQ	21
SIBNEQ	21
SRJAL	22
JR	23
JEQ	23
JNEQ	24
Other types of instructions: Pseudo Instructions	24
VPC Compiler Directives	

Comments	24
Labels	25
"main" and other user-defined	25
".ascii" and ".address" label directives	25
Program Stack and Data Stack	25
VPC Novel Feature: Interruptions	
VPC Finite State Machines	
Preamble	26
FPGA Diagnostics	28
0	_

Document Revision of Changes

Version	Date	Author	Description		
1.0	10/01/2017	Rafael Brito	Created first version of		
		rab405@g.harvard.edu	document. Graded 133/150		
1.1	10/14/2017	Rafael Brito	Added LoadIR on block		
		rab405@g.harvard.edu	diagram; Removed references		
			of "delay slot" since there is no		
			pipelining and corrected the		
			\$ra; Removed reference on		
			"int" as pseudo instruction;		
			Created a separate section for		
			novel feature (in progress).		
1.2	10/29/2017	Rafael Brito	Instructions are parsed via		
		rab405@g.harvard.edu	blank spaces; Changed the		
			name of multiple instructions;		
			Load/Store word instructions		
			changed syntax and names;		
			SIBEQ, SIBNEQ, SRJAL moved		
			to jump instructions. Added		
			three jump instructions: JR,		
			JEQ and JNEQ. Added LW, SW		
			and LR instructions for		
			memory. total register decimal		
			numbers. Multiple		
			placeholders to fill.		
1.3	11/05/2017	Rafael Brito	Added instruction RXNOR		
		rab405@g.harvard.edu	(1)		
1.4	11/12/2017	Rafael Brito	Remove any "LI" references.		
		rab405@g.harvard.edu			
			R-type		
1.4a	11/12/2017	Rafael Brito	LW gets address of memory;		
		rab405@g.harvard.edu	added hex example on SIBEQ;		
			added labels .ascii and .address		
			directives		
1.5	11/13/2017	Rafael Brito	ALU OpCode is now 0x08		
		rab405@g.harvard.edu	(instead of 0x00); Changed		
			again LW/SW: they Load/Store		
			the word plus get the memory		
			address.		
2.0	12/03/2017	Rafael Brito	Added section on Finite State		
		rab405@g.harvard.edu	Machines of VPC – both CPU		
			and Memory; Added the		
			diagnostic section with		
			reference of switched, LEDs		

			and buttons. Updated the block
			diagram with MemMux
2.1	12/12/2017	Rafael Brito	Officially deprecated SRPC,
		rab405@g.harvard.edu	SILOAD, SISTORE instructions;
			Updated FSM section: VPC has
			been implemented with a
			single FSM; Updated Block
			diagram with correct memory
			length and remove deprecated
			instructions and components.
2.2	12/13/2017	Rafael Brito	Added barrel shifter
		rab405@g.harvard.edu	(instructions SBSRL SBSLL) as
			a novel feature, deprecating
			the intended hardware
			interruption.

^(*) Animal from cover is or eilly $^{\mbox{\tiny M}}$ - http://shop.or eilly.com/product/9780596007072.do

Introduction

The purpose of this document is to define the principles of operation, specifications and instructions of Vulture Platform Computer, referred on this documents as "VPC".

Specifications and Block Design

VPC is a very simple 32-bit instruction size machine created for academic purposes inspired on RISC architecture, more specific on MIPS technology (MIPS)

VPC has 32 general-purpose registers accessible for the programmer:

Register	Qty	Address	Address	Purpose/Description
Type/Name		(5-bit binary)	(Decimal)	
\$z0	1	00000	0	Read-only (constant) register for
				"zero" operations
\$a0-\$a1	2	00001-00010	1-2	Argument registers
\$g0-\$g7	8	00011-01010	3-10	General-Purpose Registers
\$sp	1	01101	11	Stack pointer (not currently used
				- reserved for future use)
\$fp	1	01100	12	Frame pointer (not currently
				used - reserved for future use)
\$r0-\$r7	8	01111-10100	13-20	Return memory address
				Registers
\$t0-\$t3	4	10101-11000	21-24	Temporary Registers (not
				persistent)
\$s0-\$s4	5	11001-11101	25-29	Saved registers –used for
				returning values from routines
\$gp	1	11110	30	Global Pointer (not currently
				used - reserved for future use)
\$ra	1	11111	31	Return Address

VPC has two other registers that are "protected" from the programmer does not have access:

- PC (Program Counter) (16-bit)
- IR (Instruction Register)

There was planned a third protected register, PSW, aimed for the novel VPC feature: hardware interrupt mechanism for I/O devices. For time constraints, barrel shifter was implemented as the novel feature


For simplification and academic deployment, memory addressing and arithmetic operations (ADD/SUB) were implemented based 16-bit. For those operations, the immediate field and lower order of registers are used.

Memory operations are always double word.

All instructions on numerical operations (I-types) are with signed integers. Floating points and unsigned integers are not supported.

Block diagram

Vulture Platform Computer (VPC) - Block Diagram Revision v.1.5 12/12/2017



Instructions Set Architecture (ISA)

VPC instruction set has 6 bits for the Operation Code (opcode) with two types basic instruction formats: Register-type (usually instructions that start with the letter "R" and relies on multiple registers), Immediate-type (instructions rely on a immediate value). Instructions naming convention have is instructions start with letter "R" (R-type) or "I" (I-type).

The access of the stack is through the registers \$sp, \$fp, \$gp and \$ra and they do have special instructions to manage them - will use the regular R-type and I-type instructions.

Register-type Instructions (R-Type)

6			5		5		5		5			6	
opcode		rs		rt		rd		re	or	sa		funct	
31	26	25	21	20	16	15	11	10			6	5	0

Register Destination (rd) = register that will have the final result
Register Source (rs and rt and re) = registers will be source of the instructions
Shift amount (sa) = used for Shift Amount instructions
Operation Code (opcode) = Instruction identifier
Function (funct) = opcode modifier code (ALU instructions)

Short List of R-type instructions

Instruction	Short Description
RADD	Addition between two GPRs
RSUB	Subtraction between two GPRs
RAND	AND between two GPRs
ROR	OR between two GPRs
RNOR	NOR between two GPRs
RXOR	XOR between two GPRs
RXNOR	XNOR between two GPRs
RSLT	Set on less than (compare two GPRs)
SRSRL	Shift right logical
SRSLL	Shift left logical
LR	Load Word from memory address on register
WSR	Store word of \$rd to the memory address on register
SBSRL	Barrel Shift right logical
SBSLL	Barrel Shift left logical

RADD

Bits	6	5	5	5	5	6
Fields	0x08	rs	rt	rd	"sbz"	0x01
	SPECIAL					
Format	RADD \$rd	\$rs \$:	rt			
Description	"Addition bet	ween two (GPRs"			
	The content of	of register r	t is added to	the conter	nt of the regi	ster rs and
	storage on re	gister rd. T	he values ar	e signed in	tegers and th	nere is no
	overflow pro	tection. If o	verflow pro	tection occ	urs, register	rd does
	not get overv	vritten.				
Operation	$GPR[rd] \leftarrow G$	PR[rs] + GP	R[rt]			
Example	RADD \$g	0 \$g0 :	\$g1			
	In this examp	le, general-	purpose re	gister \$g0 v	alue is being	added by
	the value on	the \$g1 regi	ister.			
Example	001000 00	011 0010	0 00011 (0000 000	0001	
In binary						
Example	0x0064180	1				
In hex						

RSUB

Bits	6	5	5	5	5	6	
Fields	0x08	rs	rt	rd	"sbz"	0x02	
	SPECIAL						
Format	RSUB \$rd	\$rs \$:	rt				
Description	"Subtraction	between tw	o GPRs"				
	The content of and storage of no overflow protection of get overward.	on register rorotection.	d. The valu	es are signe	d integers a	nd there is	
Operation	$GPR[rd] \leftarrow G$	PR[rs] - GPI	R[rt]				
Example	RSUB \$g) \$g0 :	\$g1				
	In this examp	le, general-	purpose re	gister \$g0 v	alue is being		
	subtracted by	subtracted by the value on the \$g1 register.					
Example In binary	001000 000	011 0010	0 00011 (00000 000	0010		
Example In hex	0x00641802	2					

RAND

Bits	6	5	5	5	5	6
Fields	0x08	rs	rt	rd	"sbz"	0x03
	SPECIAL					
Format	RAND \$rd	\$rs \$:	rt			
Description	"AND betwee	n two GPRs	s"			
	Bitwise two r	egisters \$rs	s and \$bt an	d stores on	\$rd. Used to	zero
	registers.					
Operation	$GPR[rd] \leftarrow G$	PR[rs] & GF	PR[rt]			
Example	RAND \$g) \$g0 :	\$z0			
	In this examp	le, general-	purpose re	gister \$g0 is	s being zeroe	ed.
Example	001000 000	011 0000	0 00011 (0000 000	0011	
In binary						
Example	0x00601803	3				
In hex						

ROR

Bits	6	5	5	5	5	6
Fields	0x08	rs	rt	rd	"sbz"	0x04
	SPECIAL					
Format	ROR \$rd	\$rs \$rt	t			
Description	"OR between	two GPRs"				
	Bitwise two r	egisters \$rs	OR \$rt and	stores on \$	Srd.	
Operation	$GPR[rd] \leftarrow G$	PR[rs] GPI	R[rt]			
Example	ROR \$g0	\$a0 \$a	a1			
	In this examp	le, general-	purpose reg	gister \$g0 is	the result o	f the "OR"
	between \$a0	and \$a1.				
Example	001000 00	001 0001	00011	0000 000	100	
In binary						
Example	0x2022180	4				
In hex						

RNOR

Bits	6	5	5	5	5	6		
Fields	0x08	rs	rt	rd	"sbz"	0x05		
	SPECIAL							
Format	RNOR \$rd	RNOR \$rd \$rs \$rt						
Description	"NOR betwee	"NOR between two GPRs"						
	Bitwise two registers \$rs NOR \$rt and stores on \$rd.							
Operation	$GPR[rd] \leftarrow \sim (GPR[rs] \mid GPR[rt])$							
Example	RNOR \$g) \$g1 :	\$g2					

	In this example, general-purpose register \$g0 is the result of the "NOR" between \$g1 and \$g2.						
Example	001000 00100 00101 00011 00000 000101						
In binary							
Example	0x00851805						
In hex							

RXOR

Bits	6	5	5	5	5	6	
Fields	0x08	rs	rt	rd	"sbz"	0x06	
	SPECIAL						
Format	RXOR \$rd	\$rs \$	rt				
Description	"XOR betwee	n two GPRs	"				
	Bitwise two r	egisters \$r	s Exclusive-	OR \$rt and	stores on \$ro	d.	
Operation	$GPR[rd] \leftarrow G$	$GPR[rd] \leftarrow GPR[rs] \land GPR[rt]$					
Example	RXOR \$g0, \$g1, \$g2						
	In this examp	le, general	purpose re	gister \$g0 is	the result o	f the "XOR"	
	between \$g1	and \$g2.					
Example	001000 003	100 0010	1 00011 (0000 000)110		
In binary							
Example	0x00851806						
In hex							

RXNOR

Bits	6	5	5	5	5	6	
Fields	0x08	rs	rt	rd	"sbz"	0x0A	
	SPECIAL						
Format	RXNOR \$r	d \$rs	\$rt				
Description	"XNOR betwe	en two GPI	Rs"				
	Bitwise two r	egisters \$r	s Exclusive-	NOR \$rt and	d stores on \$	rd.	
Operation	$GPR[rd] \leftarrow G$	PR[rs] ^ GP	R[rt]				
Example	RXNOR \$0	g0 \$g1	\$g2				
	In this examp	. 0		gister \$g0 is	the result o	f the	
	ANOR Detw	"XNOR" between \$g1 and \$g2.					
Example							
In binary							
Example	- VPC						
In hex							

RSLT

Bits	6	5	5	5	5	6	
Fields	0x08	rs	rt	rd	"sbz"	0x07	
	SPECIAL						
Format	RSLT \$rd	\$rs \$1	rt				
Description	"Set on less tl	nan (compa	re two GPR	s)"			
	If \$rs is less t	han \$rt the	register \$rc	l gets "1"; ot	therwise \$rd	gets "0".	
	Numbers are	signed inte	gers.				
Operation	$GPR[rd] \leftarrow (0)$	GPR[rs] < Gl	PR[rt])? 1 :	0			
Example	RSLT \$g) \$g1 :	\$g2				
	Where \$g1 is -2 and \$g2 is 2						
	In this example, general-purpose register \$g0 gets "1"						
Example	001000 003	100 00103	1 00011 (0000 000)111		
In binary							
Example	0x0085180	7					
In hex							

SRSRL

Bits	6	5	5	5	5	6
Fields	0x08	rs	"sbz"	rd	sa	0x08
	SPECIAL					
Format	SRSRL \$r	d \$rs :	sa			
Description	"Shift Right L	ogic"				
	Register \$rs '	s value is sh	nifted right l	by sa bits, ir	nserting zero	s into the
	high order bi	ts. The resu	lt of the ope	eration is se	t on \$rd reg	ister.
Operation	$GPR[rd] \leftarrow 0$	sa GPR[rs]	31sa			
Example	SRSRL \$	t1 \$t1	16			
_						
	Where \$t1 is					
	In this example, general-purpose register \$t0 gets 0x00000002					
Example	001000 103	110 0000	0 10110 1	10000 001	1000	
In binary						
Example	0x22C0B40	9				
In hex						

SRSLL

Bits	6	5	5	5	5	6
Fields	0x08	rs	"sbz"	rd	sa	0x09

	SPECIAL						
Format	SRSLL \$rd \$rs sa						
Description	"Shift Left Logic"						
	Register \$rs 's value is shifted left by sa bits, inserting zeros into the						
	low order bits. The result of the operation is set on \$rd register.						
Operation	$GPR[rd] \leftarrow GPR[rs]_{31sa} 0^{sa}$						
Example	SRSLL \$g0 \$g1 4						
	Where \$g1 is 0xFFFF						
	In this example, general-purpose register \$g0 gets 0xFFF0						
Example	001000 10110 00000 10110 10000 001001						
In binary							
Example	0x22C0B409						
In hex							

SBSRL

Bits	6	5	5	5	5	6
Fields	0x08	rs	"sbz"	rd	sa	0xB
	SPECIAL					
Format	SBSRL \$r	d \$rs :	sa			
Description	"Barrel Shift	Right Logic'	,			
	Register \$rs '	s value is sh	nifted right l	oy sa bits, r	otating bits i	nto the
	high order bi	ts. The resu	lt of the ope	eration is se	t on \$rd regi	ster.
Operation	GPR[rd] ←GI	PR[rs]sa0	GPR[rs] _{31sa}			
Example	SBSRL \$	t1 \$t1	16			
Example						
In binary						
Example						
In hex						

SBSLL

Bits	6	5	5	5	5	6	
Fields	0x08	rs	"sbz"	rd	sa	0xC	
	SPECIAL						
Format	SBSLL \$r	d \$rs	sa				
Description	"Barrel Shift Left Logic"						
	Register \$rs 's value is shifted left by sa bits, rotating bits into the low						
	order bits. The result of the operation is set on \$rd register.						
Operation	$GPR[rd] \leftarrow GPR[rs]_{31sa} GPR[rs]^{sa0}$						
Example	SBSLL \$0	g0 \$g1 4					

Example	
Example In binary	
Example In hex	
In hex	

LR

Bits	6	5	5	16			
Fields	0x17	\$rs	rd	"sbz"			
Format	LR \$rd	\$rs					
Description	"Load Word f	rom memo	ry address o	on register \$rs into register \$rd"			
Operation	T: vAddr ← \$	rs					
	mem ← Load	Memory(W	ORD, vAdd	r)			
	GPR[rt] is un	GPR[rt] is undefined T+1: GPR[rd] ← mem					
Example	LR \$s3 \$a0)					
Example							
In binary							
Example	0x						
In hex							

WSR

Bits	6	5	5	16		
Fields	0x18	\$rs	rd	"sbz"		
Format	WSR \$rd	\$rs				
Description	"Store word	of \$rd to the	memory a	ddress that register \$rs contains"		
Operation	T: vAddr ← \$	rs				
	mem ← StoreMemory(GPR[rd], vAddr)					
Example	WSR \$s3 \$a	WSR \$s3 \$a0				
Example						
In binary						
Example	0x					
In hex						

Immediate-type Instructions (I-Type)

6	5	5	16
opcode	rs	rd	immediate

Operation Code (opcode) = Instruction identifier Register Source (rs and rt) = registers will be source of the instructions

Instruction	Short Description
IADD	Addition between one GPR and a signed extended number
ISUB	Subtraction between one GPR and a signed extended number
IAND	AND between one GPR and a zero extended number
IOR	OR between one GPR and a zero extended number
INOR	NOR between one GPR and a zero extended number
IXOR	XOR between one GPR and a zero extended number
ISLT	Set on less than (compare a GPR a signed extended number)
SILU	Load an upper number on a GPR
LW	Load Word based on a memory address (label)
SW	Store Word based on a memory address (label)

IADD

Bits	6	5	5	16	
Fields	0x01	rs	rd	immediate	
Format	IADD \$rd	\$rs in	mmediate		
Description	"Addition bet	ween one (PR and a si	gned extended number"	
		O		y the immediate value. The values overflow protection. If overflow	
	-			not get overwritten. If the result is ons will automatically zero-extend	
	it.				
Operation	$GPR[rd] \leftarrow G$	PR[rs] + Sig	ExtImm		
Example	IADD \$g0 \$g0 1500				
	In this example, general purpose register \$g0 value is being added by				
	the 1500 (decimal).				
Example	000001 000	011 00013	1 0000010	0111011100	
In binary					
Example	0x046305D0				
In hex					

ISUB

Bits	6	5	5	16			
Fields	0x02	rs	rd	immediate			
Format	ISUB \$rd	\$rs in	mmediate				
Description	"Subtraction between one GPR and a signed extended number"						
	The content of	The content of register rs is subtracted by the immediate value. The					

	values are signed integers and there is no overflow protection. If overflow protection occurs, register rd does not get overwritten. If the result is smaller of a word size, the instructions will automatically zero-extend it.				
Operation	$GPR[rd] \leftarrow GPR[rs] - SigExtImm$				
Example	ISUB \$g0 \$g0 1500 In this example, general purpose register \$g0 value is being added by the 1500 (decimal).				
Example In binary	000010 00011 00011 0000010111011100				
Example In hex	0x086305DC				

IAND

Bits	6	5	5	16			
Fields	0x03	rs	rd	immediate			
Format	IAND \$rd	\$rs in	nmediate				
Description	Binary						
Operation	$GPR[rd] \leftarrow G$	PR[rs] & Ze	roExtImm				
Example	IAND \$g0 \$g1 0xFA						
	\$g0 receives the result of the AND between \$g1 with 0xFA						
Example	000011 003	100 00013	1 0000000	0011111010			
In binary							
Example	0x0C6300FA						
In hex							

IOR

Bits	6	5	5	16		
Fields	0x04	rd	rs	immediate		
Format	IOR \$rd	\$rs imm	mediate			
Description	"OR between	one GPR ar	nd a zero ex	tended number"		
	Bitwise "OR"	a register a	and an imm	ediate value and stores the result		
	in a register					
Operation	$GPR[rd] \leftarrow G$	PR[rs] Zer	oExtImm			
Example	IOR \$g0	IOR \$g0 \$g1 0xFA				
	\$g0 receives the result of the "OR" between \$g1 with 0xFA					
Example	000100 003	100 00013	1 0000000	0011111010		
In binary						
Example	0x106300F	A				

In hex	
--------	--

INOR

Bits	6	5	5	16		
Fields	0x05	rs	rd	immediate		
Format	INOR \$rd	\$rs in	mmediate			
Description	"NOR betwee	n one GPR	and a zero e	extended number"		
	Bitwise "NOR	l" a register	and an imn	nediate value and stores the result		
	in a register					
Operation	GPR[rd] ← ~	(GPR[rs] 2	ZeroExtImm	1)		
Example	INOR \$g) \$g1 (OxFA			
	\$g0 receives the result of the "NOR" between \$g1 with 0xFA					
Example	000101 003	100 0001	1 0000000	0011111010		
In binary						
Example	0x146300F	A				
In hex						

IXOR

Bits	6	5	5	16		
Fields	0x06	rs	rd	immediate		
Format	IXOR \$rd	\$rs in	nmediate			
Description	"XOR betwee	n one GPR a	and a zero e	xtended number"		
	Bitwise "XOR	" a register	and an imm	nediate value and stores the result		
	in a register					
Operation	$GPR[rd] \leftarrow G$	PR[rs] ^ Zei	roExtImm			
Example	IXOR \$g() \$g1 (OxFA			
	\$g0 receives the result of the "XOR" between \$g1 with 0xFA					
Example	000110 003	100 0001	1 0000000	0011111010		
In binary						
Example	0x186300F	A				
In hex						

ISLT

Bits	6	5	5	16		
Fields	0x07	rs	rd	immediate		
Format	ISLT \$rd	\$rs in	mmediate			
Description	"Set on less than (compare a GPR a signed extended number)"					
	If \$rs is less t	han \$rt the	register \$rd	l gets "1"; otherwise \$rd gets "0" .		

	Numbers are signed integers.
Operation	$GPR[rd] \leftarrow (GPR[rs] < SigExtImm)? 1 : 0$
Example	ISLT \$g0 \$g1 -300
	Where \$g1 is -2
	In this example, general-purpose register \$g0 gets "0"
Example	000111 00100 00011 111111110110100
In binary	
Example	0x1C83FED4
In hex	

SILU

Bits	6	5	5	16
Fields	0x10	"sbz"	rd	immediate
Format	SILU \$rd	immedia	te	
Description	"Load an upp	er number	on a GPR"	
	The 16-bit im	imediate is	shifted left	16 bits (signed extended value);
	the low order	r 16 bits are	e set to zero	s; result is stored in general
	register rd. T	his is used i	in conjuncti	on with IADD to load large
	numbers into	the registe	ers.	
Operation	GPR[rd] ← (i	mmediate	$ 0^{16})$	
Example	SILU \$a	0x00F	F	
	\$a0 gets the v	alue 0x00F	FF0000.	
Example	00100 0000	0000 0	001 0000	0000 1111 1111
In binary				
Example	0x400100F	F		
In hex				

SILOAD

Bits	6	5	5	16
Fields	0x11	Base	rd	offset
Format	SILOAD \$:	rd base	offset	
Description		"Load word on a GPR based on an offset" [deprecated – NOT IMPLEMENTED - see LW and LR]		
	The 16-bit offset is sign-extended and added to the contents of general register base to form a virtual address. The contents of the word at the memory location specified by the effective address are loaded into general register rt In this case "base" is the register \$sp in VPC.			
Operation	T: vAddr ← ((offset15)1	6 offset15	50) + GPR[base]

	mem ← LoadMemory(WORD, vAddr)				
	GPR[rt] is undefined T+1: GPR[rd] ← m00				
Example	SILOAD \$g0 \$sp -8				
	\$g0 loads the word from the \$sp memory address minus 8				
Example	010001 01101 00011 11111111111111000				
In binary					
Example	0x45A3FFF8				
In hex					

SISTORE

Bits	6	5	5	16
Fields	0x12	base	rt	offset
Format	SISTORE	\$rt base	offset	
Description	"Store Word	on a GPR ba	ised on an o	offset" [deprecated – NOT
	IMPLEMENT	ED - see SW	and WSR]	
	The 16-bit of	fset is sign-	extended ar	nd added to the contents of general
	register base	to form a v	irtual addre	ess. The contents of the word on
	_		•	location specified by the effective
	address. In t	his case "ba	se" is the re	gister \$sp in VPC.
Operation	T: vAddr ← ((offset15)1	6 offset15	50) + GPR[base]
	mem ← StoreMemory(GPR[rt], vAddr)			
Example	SISTORE	\$g0 \$sp	-4	
	\$sp with an offset of minus 4 (memory address) gets the word from			
	\$g0			
Example	010010 01	101 0001	1 1111111	111111100
In binary				
Example	0x49A3FFF	C		
In hex				

LW

Bits	6	5	5	16	
Fields	0x15	\$rt	rd	immediate	
Format	LW \$rd \$r	label			
Description	"Load Word"				
	copy word ac	copy word address at source RAM location to the register \$rd			
	The source R	The source RAM location is referred by the label.			
	Register \$rd	Register \$rd get the actual word from the address.			
	Register \$rt g	ets the add	ress		
Operation	T: vAddr ← i	T: vAddr ← immediate			
	mem ← Load	mem ← LoadMemory(WORD, vAddr)			
	T+1:				

	$GPR[rd] \leftarrow mem$
	GPR[rt] ← vAddress
Example	LW \$t2 \$g0 MYIOADDR
	Where IOADDR is 0x00FF00
	As per directive on assembler file
	IOADDR: .address "0x00FF00"
	\$t2 gets the word on that address
	\$g0 gets "0x00FF00"
Example	
In binary	
Example	
In hex	

SW

Bits	6	5	5	16
Fields	0x16	rt	rs	immediate
	SW \$rs	rt label	_	Thunediaec
Format			L	
Description	"Store Word"			
		copy word (4 bytes) from register source to RAM location. The RAM		
	location is re	ferred by th	ıe label. Reg	ister \$rt gets the address.
Operation	T: vAddr ← i	mmediate		
	$GPR[rt] \leftarrow v$	Address		
	mem ← Store	eMemory(G	PR[rs], vAd	dr)
		, ,	L 3'	,
Example	SW \$r3 \$g	O MYIOADI	DR	
•				
	Where MYIOADDR is 0x00FF00			
	As per directive on assembler file			
	-			
	MYIOADDR:	.address	s "0x00F	700 ″
	\$g0 gets the a	address of N	MYIOADDR	
	0 0			DADDR address.
Example				
In binary				
Example				
In hex				
III IICA				

Jump Type Instructions

Instruction	Short Description
SIBEQ	Branch (and link) to a target if equal
SIBNEQ	Branch (and link) to a target not if equal
SRJAL	Jump unconditionally to the immediate value (label)
JR	Jump unconditionally to the register
JEQ	Jump if equal
JNEQ	Jump if not equal

SIBEQ

Dir			-	1.0	
Bits	6	5	5	16	
Fields	0x13	rs	rt	target	
Format	SIBEQ \$rs	s \$rt ta	arget		
Description	"Branch (and	link) if equ	al"		
	A target addr	ess is gener	ated during	g compiler time from the label of	
	the assemble	r code. The	n register r	s and rt are compared. If the two	
	registers are	equal, then	the program	n storages \$ra as PC+4 (for return	
	address) and	branches to	o the target	address, with a delay of one	
	instruction.				
Operation	T:				
	condition ←	(GPR[rs] = 0	GPR[rt])		
	T+1:				
	if condition tl	if condition then			
	\$ra ← PC + 4				
	PC ← target	PC ← target			
	endif	endif			
Example	SIBEQ \$z0 \$z0 main				
1					
	Label is converted to an address at the compiling time. In this case				
	"main" points	to decima	l 4	. 0	
	•				
	PC will jump	to address	at label if \$1	rs and \$rt are equal.	
Example	010011 000	0000 0000	000000	0000000100	
In binary					
Example	0x4C00000	4			
In hex					

SIBNEQ

Bits	6	5	5	16
Fields	0x14	rs	rt	target
Format	SIBNEQ \$	rs \$rt	target	

Description	"Branch (and link) not if equal"
	A target address is generated during compiler time from the label of
	the assembler code. Then register rs and rt are compared. If the two
	registers are not equal, then the program storages \$ra as PC+4 (for
	return address) and branches to the target address, with a delay of
	one instruction.
Operation	T:
	$condition \leftarrow (GPR[rs] \iff GPR[rt])$
	T+1:
	if condition then
	\$ra ← PC + 4
	PC ← target
	endif
Example	SIBNEQ \$g0 \$g1 display
	Label is converted to an address at the compiling time. In this case
	"display" points to decimal 4
	PC will jump to address at label if \$rs and \$rt are NOT equal.
Example	
In binary	
Example	
In hex	

SRJAL

Bits	6	5	5	16
Fields	A0x0	rs	rd	immediate
Format	SRJAL \$r	d \$rs in	mmediate	
Description	link Program will with a delay	jump unco	nditionally tuction. The	t compiler time from label) and to address on immediate and link address of the instruction is rd. Register are redundant rs and
Operation	immediate ← GPR[rd] ← PGPR[rs] ← PGGPR[sra] ← IGPR[sra] ← IGPR[s	C + 4 C + 4 PC + 4 nmediate		
Example	SRJAL \$0	g0 \$t0 r	main	

	Program jumps to address on \$g0 and \$t0 gets the return address.
	OBS: At programming time, this instruction will take label as a 3 rd parameter and the compiler will add the instruction address on register.
Example	001010 00011 00000 000000000100000
In binary	
Example	0x
In hex	

JR

Bits	6	5	5	16
Fields	0x0B	"sbz"	rd	"sbz"
Format	JR \$rd			
Description	Jump immed	iate to addr	ess on regis	ter rd without link.
Operation	$PC \leftarrow GPR[rd$.]		
Example	JR \$ra			
	Program jum	ps to addre	ss on \$ra	
Example	001011000	001111000	00000000	000000
In binary				
Example	0x2C1E000)		
In hex				

JEQ

324					
Bits	6	5	5	5	11
Fields	0x15	rs	rt	rd	"sbz"
Format	JEQ \$rs	\$rt \$rd			
Description	"Jump if equa	ıl"			
	rs and rt are	compared. I	f the two re	gisters are	equal, then the
	program jum	p to \$rd reg	ister witho	ut link.	
Operation	T:				
	$condition \leftarrow (GPR[rs] = GPR[rt])$				
	T+1:				
	if condition the	nen			
	$PC \leftarrow \$rd$				
	endif				
Example	JEQ \$a0	\$g0 \$1	ra		
_					

Example	
In binary	
Example	
In hex	

JNEQ

Bits	6	5	5	5	11
Fields	0x0D	rs	rt	rd	"sbz"
Format	JNEQ \$rs	\$rt \$r	<u>t</u>		
Description	"Jump if equa	ıl"			
		•		_	not equal, then the
	program jum	p to \$rd reg	ister witho	ut link.	
Operation	T:				
	condition ←	(GPR[rs] <>	· GPR[rt])		
	T+1:				
	if condition then				
	$PC \leftarrow rd$				
	endif				
Example	JNEQ \$a) \$g0 :	ra		
Example					
In binary					
Example					
In hex					

Other types of instructions: Pseudo Instructions

At this time, there is no pseudo instruction but designer acknowledges that this might change.

There is no specific instructions to rotate / logical shifts of one or multiple bit(s).

VPC Compiler Directives

Comments

They are "#" or " --". They can be a separate line or on inline with the code.

Labels

"main" and other user-defined

The VPC compiler accepts the labels for the instructions jump and link and branch and link.

On the VPC assembler program, the labels are single word followed by a ":".

Every program is required at least the "main" label for the program.

The compiler looks for incorrect cross-references labels and duplication of labels. On both cases, the compilation of the program fails.

There is no specific order for labels. The program start with assembler line "00" pointing to the first instruction of the label "main".

".ascii" and ".address" label directives

The instructions SRJAL, SIBEQ, SIBNEQ, LW and SW are immediate instructions but at compiler time they get as a parameter a label.

The label is defined as the following

```
message1: .ascii "Enter First Number "
message2: .ascii "Enter Second Number "
message3: .ascii "Result of Multiplication is "
inputmemory1: .address "0x0440"
inputmemory2: .address "0x0480"

LW $a0 message1 -- $a0 will get the address of the message1 label
```

Program Stack and Data Stack

The compiler defines the size of the program stack and data stack, based on number of instructions.

The data stack address starts 5 words after program stack and it can use the directive ".ascii" for labels.

VPC Novel Feature: Interruptions

At this time, there is a fourth protected register, PSW, planned for the novel VPC feature of hardware interrupts mechanism.

This feature is in planning phase and data path not yet depicted on the block diagram.

The proposal is PSW being activated by a trigger signal and sending 2-bit to the sequencer.

The sequencer completes the current instruction and then suspends the program execution pushing registers \$g0-\$g7, \$r0-\$r7, \$t0-\$t3, \$ra on the stack (more details to be defined).

The sequencer then will set PC to a specific instruction value and execute a routine to load registers \$s0-\$s3 with words from a specific memory address. The sequencer stores registers \$g0-\$g7, \$r0-\$r7, \$t0-\$t3, \$ra from the stack and resumes the program execution.

More details will be provided in the future releases of the document.

VPC Finite State Machines

Preamble

VPC will use the following clocking directives:

- On the rising edge of the clock, VPC FSM will transition from state to state;
- On the high clock (1), the signals will be propagated thru the gates;
- On the falling edge of the clock, all destructions actions are taken, such as changing VPC registers
- On the low clock (1), the VPC FSM computes the next state;
- Contrary from stated on previous version of this document (v2.0), there will be one FSM

State	Description	Actions / Transition
Initial	VPC Machine	PC ← "0"
	started or reset	All registers are zero'd
		NextState ←
		FetchAwaitMemoryInstruction
FetchAwaitMemoryInstruction	Assign Memory	If mem_dataready_inv =1
	Inputs and	NextState ←
	Prepare to read	FetchReadingInstruction
	instruction	Else
		Hold State
		End if
FetchReadingInstruction	Read word from	If mem_dataready_inv = 0
	memory based	NextState ←Fetched
	on address from	Else
	the PC.	Hold State
		End if

ParseInstruction	Signal the memory and await for the done signal Parse the instruction word, getting opcodes, registers, functs, etc. Next state depends on on opcode and setup memory mux appropriately.	If UserData MemIO Write NextState ← WriteBackAwaitMemory Else UserData MemIO Read NextState ← FetchAwaitMemoryUserData Else NextState ← ExecuteInstruction
ExecuteInstruction	Initial Execution State, just to add one more cycle for signal replication	NextState ← ExecuteInstruction2
ExecuteInstruction2	Latch registers based on opcodes	PC is updated NextState ← FetchAwaitMemoryInstruction
WriteBackAwaitMemory	Write back to RegisterFile or Setup memory Write	mem_rw ← 1 mem_data_write ← register If mem_dataready_inv =0 Hold State Else NextState ← WriteBackWriting End if
WriteBackWriting	Signal the memory and await the done signal	mem_addressready ← 0 If mem_dataready_inv = 1 NextState ←Written Else Hold State End if
Written	Confirmed data was written in memory; Execute the Instruction (write executions only updates the registers with	mem_addressready ← 0 NextState ← ExecuteInstruction

	memory	
	addresses)	
FetchAwaitMemoryUserData	Reads data from	If mem_dataready_inv =1
	memory address	NextState ←FetchReading
	given by	Else
	instruction	Hold State
		End if
FetchReadingUserData	Signal the	If mem_dataready_inv = 0
	memory and	NextState ←Fetched
	await for the	Else
	done signal	Hold State
		End if
FetchedUserData	Data is stable and	NextState ←
	passed as an	ExecuteInstruction
	internal register	
	to instruction	
	Execution	

FPGA Diagnostics

The following are the switches and buttons on VPC FPGA (Diagnostics purposes):

Switches

SW0	Clock Hold
SW1	Memory Suspend (not tested)
SW2	IR Suspend (not tested)
SW3	
SW4	mem_addr on Segment
SW5	IR on Segment
SW6	PC on Segment
SW117	VPC Registers 0 to 31 on Segment
SW1712	Throttle

Red LEDs – FSM Indicators

LEDR0	Initial
LEDR1	FetchAwaitMemoryInstruction
LEDR2	FetchReadingInstruction
LEDR3	ParseInstruction
LEDR4	ExecuteInstruction
LEDR5	ExecuteInstruction2

LEDR6	
LEDR7	WriteBackAwaitMemory
LEDR8	WriteBackWriting
LEDR9	Written
LEDR10	FetchAwaitMemoryUserData
LEDR11	FetchReadingUserData
LEDR12	FetchedUserData
LEDR13	
LEDR14	
LEDR15	
LEDR16	
LEDR17	

Green LEDs – variables

LEDG0	mem_dataready_inv
LEDG1	mem_addressready
LEDG2	mem_rw
LEDG3	InstructionExecuted
LEDG4	Memmux_enable
LEDG5	
LEDG6	
LEDG7	

Keys

KEY0	cpu_reset (not
	implemented)
KEY1	clock_step
KEY2	mem_reset
KEY3	