




Chapter 1: Introducing Real-Time Systems




Free Running 50 Hz ADC




Brian Amos

Multi-Threaded Shared Memory



Brian
Amos

Typical ARM FreeRTOS Firmware Stack




Brian Amos

Chapter 2: Understanding RTOS Tasks


Basic Super Loop Setup




Brian Amos





Basic Super Loop Execution and Jitter



MCU with External ADC




ISR Jitter Responding to Rising Edge




Brian Amos

Basic Super Loop with Interrupts




Brian Amos



DMA Paths in MCUs




Super Loop	RTOS Tasks
<pre> func1() { //functionality 1 } func2() { //functionality 2 } func3() { //functionality 3 } main() { while(1) { func1(); func2(); func3(); } } </pre>	<pre> Task1() { while(1) { //functionality of task 1 } } Task2() { while(1) { //functionality of task 2 } } Task3() { while(1) { //functionality of task 3 } } main() { createTask1(&Task1); createTask2(&Task2); createTask3(&Task3); StartScheduler(); //never returns } </pre>



Basic Task Setup (Programming Model)




Basic Task Setup (Preemptive Scheduler)




A

B









C



- Preemptive scheduler scheduling 3 tasks that always have work to perform (non blocking)
- each task takes a different amount of time per loop iteration
- 3 different priority schemes (A, B, C)




Chapter 3: Task Signaling and Communication Mechanisms









Binary Semaphore Signaling Mechanism




Binary Semaphore Mutual Exclusion Attempt






Chapter 4: Selecting the Right MCU



DevBoard Differences



Brian Amos

Digi-Key Electronics

PRODUCTS MANUFACTURERS RESOURCES TOOLS

Product Index > Development Boards, Kits, Programmers > Evaluation Boards - Embedded - MCU / DSP 1

Results: 140 134 Remaining

Search Within Results

Manufacturer	Series	Part Status	Type	Core Processor
Adafruit Industries LLC	STM32	Active	MCU 32-Bit	ARM® Cortex®-A7, Cortex®-M0
ARM	STM32F0		MPU	ARM® Cortex®-M0+
DFRobot	STM32F1			ARM® Cortex®-M3
GHI Electronics, LLC	STM32F2			ARM® Cortex®-M4
MikroElektronika	STM32F3			ARM® Cortex®-M4, Cortex®-M7
Olimex LTD	STM32F4			ARM® Cortex®-M7
Pimoroni Ltd	STM32F7			STM32
RushUp	STM32G0			
Seeed Technology Co., Ltd	STM32G4			
SparkFun Electronics				

More Filters ▾

View Prices At: Enter Quantity

Stock Status In Stock 3 Media Available Datasheet Photo Non-RoHS Compliant Environmental RoHS Compliant EDA / CAD Models

134 Remaining


Brian Amos

Product Index > Development Boards, Kits, Programmers > Evaluation Boards - Embedded - MCU


Results: 134 73 Remaining


Search Within Results

Manufacturer	Series	Type
Adafruit Industries LLC	STM32F3	MCU 32-Bit
ARM	STM32F4	MPU
DFRobot	STM32F7	
GHI Electronics, LLC	STM32G0	
MikroElektronika	STM32G4	
Olimex LTD	STM32H7	
Pimoroni Ltd	STM32L0	
RushUp	STM32L1	
Seeed Technology Co., Ltd	STM32L4	
SparkFun Electronics	STM32MP1	



Chapter 5: Selecting an IDE









The screenshot shows the 'CDT Build Console' for the 'Chapter5_6' project. The console output is as follows:



```
C:\Program Files (x86)\Atollic\TrueSTUDIO for STM32 9.3.0\ide\jre\bin
Generate build reports...
Print size information
    text      data      bss      dec      hex filename
    16876        24    23004    39904    9be0 Chapter5_6.elf
Print size information done
Generate listing file|
Output sent to: Chapter5_6.list
Generate listing file done
Generate build reports done
arm-atollic-eabi-objcopy.exe -O ihex Chapter5_6.elf Chapter5_6.hex
00:32:22 Build Finished (took 345.158ms)
```

The line '00:32:22 Build Finished (took 345.158ms)' is highlighted with a red oval.

Chapter 6: Debugging Tools for Real-Time Systems







FreeRTOS										
Name	Run Count	Priority	Status	Timeout	Stack Info	ID	Mutex Count	Notified Value	Notify State	
#4 "IDLE"	N/A	Idle (0)	executing	N/A	428 / N/A	0x4	0	0	0	
#1 "defaultTask"	N/A	24	blocked	N/A	28 / N/A	0x1	0	0	0	
#2 "task2"	N/A	24	blocked	N/A	28 / N/A	0x2	0	0	0	
#3 "task3"	N/A	24	blocked	N/A	28 / N/A	0x3	0	0	0	
#5 "Tmr Svc"	N/A	Normal (2)	suspended	N/A	876 / N/A	0x5	0	0	0	

File View Find Debug Tools Window Help

main.c X

File Scope f main

```

326
327 void StartTask3( void* argument )
328 {
329     volatile uint32_t remainder = 0;
330     uint32_t itr = 0;
331     while(1)
332     {
333         remainder = ++itr % 4;
334         HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
335         osDelay(100);
336         HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
337         osDelay(100);
338     }
339 }
```

Local Data @ StartTask3

Name	Value	Location
argument	0x0	<outofscope>
itr	30	R4
remainder	2	2000 09A4

Call Stack

Function	Stack Frame	Source
vTaskDelay	8 @ 2000 0990	tasks.c:1314
osDelay	8 @ 2000 0998	cmsis_os2.c:84
→ StartTask3	24 @ 2000 09A0	main.c:337
uxListRemove	0 @ 2000 09B8	list.c:196


FreeRTOS


Name	Run Count	Priority	Status	Timeout	Stack Info	ID	Mutex Count	Notified Value	Notify State
#4 "IDLE"	N/A	Idle (0)	executing	N/A	428 / N/A	0x4	0	0	0
#1 "defaultTask"	N/A	24	blocked	N/A	28 / N/A	0x1	0	0	0
#2 "task2"	N/A	24	blocked	N/A	28 / N/A	0x2	0	0	0
2 #3 "task3"	N/A	24	blocked	N/A	12 / N/A	0x3	0	0	0

OS Console


CPU halted



Ln 314 Ch 1 Connected @ 4 MHz







Chapter 7: The FreeRTOS Scheduler











Call Stack		
Function	Stack Frame	Source
assert_failed	8 @ 2007 FFEO	Nucleo_F767ZI_Init.c:172
main	24 @ 2007 FFE8	main_FailedStartup.c:37
Reset_Handler	0 @ 2008 0000	startup_stm32f767xx.s:113
Top of stack - no unwinding symbols at 0x0800460E		

Chapter 8: Protecting Data and Synchronizing Tasks











Timestamp	Context	Message
00.500 159	Tmr Svc	toggle Green LED
00.999 998	Tmr Svc	toggle Green LED
01.499 998	Tmr Svc	toggle Green LED
01.999 999	Tmr Svc	toggle Green LED
02.199 996	Tmr Svc	blue LED off
02.499 998	Tmr Svc	toggle Green LED
02.999 998	Tmr Svc	toggle Green LED
03.499 998	Tmr Svc	toggle Green LED
04.000 148	Tmr Svc	toggle Green LED
04.500 000	Tmr Svc	toggle Green LED



Chapter 9: Intertask Communication



Global Data

Name	Value
ledCmdQueue	*
ledCmdQueue	2000 0BF0
pcHead	2000 0C40 "•
[0]	7 ('\\007')
pcWriteTo	2000 0C50 "•
u	
xTasksWaitingToSend	
xTasksWaitingToReceive	
uxMessagesWaiting	8
uxLength	8
uxItemSize	8
cRxLock	-1 ('ÿ')
cTxLock	-1 ('ÿ')
ucStaticallyAllocated	0 ('\\0')
uxQueueNumber	0
ucQueueType	0 ('\\0')

File Scope

```

93  /**
94  * This receive task watches a queue f
95  */
96 void recvTask( void* NotUsed )
97 {
98     LedStates_t nextCmd;
99
100    while(1)
101    {
102        if(xQueueReceive(ledCmdQueue, &nextCmd,
103                      portMAX_DELAY) == pdTRUE)
104        {
105            if(nextCmd.redLEDState == 1)
106                RedLed.On();
107            else
108                RedLed.Off();
109            if(nextCmd.blueLEDState == 1)
110                BlueLed.On();
111            else
112                BlueLed.Off();

```

4

6



5

Global Data



Name	Value	Location	Size
led*	*	*	*
ledCmdQueue	2000 0E00	2000 5118	4
pcHead	2000 0E50 "r"	2000 0E00	4
pcWriteTo	2000 0E54 "1"	2000 0E04	4
u		2000 0E08	8
xTasksWaitingToSend		2000 0E10	20
xTasksWaitingToReceive		2000 0E24	20
uxMessagesWaiting	8	2000 0E38	4
uxLength	8	2000 0E3C	4
uxItemSize	4	2000 0E40	4
cRxLock	-1 ('ÿ')	2000 0E44	1
cTxLock	-1 ('ÿ')	2000 0E45	1
ucStaticallyAllocated	0 ('\0')	2000 0E46	1
uxQueueNumber	0	2000 0E48	4
ucQueueType	0 ('\0')	2000 0E4C	1
ledState1		2000 0024	264
redLEDState	1	2000 0024	1
blueLEDState	0	2000 0024	1
greenLEDState	0	2000 0024	1
msDelayTime	1 000	2000 0028	4
message	"The quick brown	2000 002C	256
ledState2		2000 012C	264
redLEDState	0	2000 012C	1
blueLEDState	1	2000 012C	1
greenLEDState	0	2000 012C	1
msDelayTime	1 000	2000 0130	4
message	"Another string.	2000 0134	256


1

2



Chapter 10: Drivers and ISRs






Brian Amos

Table 13. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx alternate function mapping (continued)

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12		
	SYS	I2C4/UA RT5/TIM 1/2	TIM3/4/5	TIM8/9/10/ 11/LPTIM 1/DFSDM 1/CEC	I2C1/2/3/ 4/USART 1/CEC	SPI1/I2S 1/SPI2/I2 S2/SPI3/ I2S3/SPI 4/5/6	SPI2/I2S 2/SPI3/I2 S3/SAI1/ I2C4/UA RT4/DF SDM1	SPI3/I2S 2/USART1/ I2C4/UA RT5/DF SDM1	SPI4/I2S 2/USART2/ I2C4/UA RT6/DF SDM1	SPI5/I2S 2/USART3/ I2C4/UA RT7/DF SDM1	SPI6/SAI 2/USART4/ I2C4/UA RT8/DF SDM1	SPI7/I2S 2/USART5/ I2C4/UA RT9/DF SDM1	CAN1/2/T IM12/13/ 14/QUAD SPI/FMC/ LCD	SAI2/QU ADSP/S DMMC2/D FSDMI/O TG2_HS/ OTG1_FS /LCD	I2C4/CAN 3/SDMM C2/ETH
Port C	PC11	-	-	-	DFSDM1_	DATAIN5	-	-	SPI3_MI SO	USART3_	UART4_	QUADSP I_BK2_N CS	-	-	SDM1_
	PC12	TRACED 3	-	-	-	-	-	-	SPI3_M OSI/I2S3 _SD	USART5_T	UART5_T	-	-	-	SDM1_C
	PC13	-	-	-	-	-	-	-	-	-	-	-	-	-	




STM32F767 Interrupt Priorities and FreeRTOS API calls

ISRs with Cortex M priorities 0-4:

- No interruptions by lower priority interrupts, tasks, or RTOS scheduler
- Not permitted to make any FreeRTOS API calls

ISRs with Cortex M Priorities 5-15:

- may call *FromISR* FreeRTOS API functions



Example Setup Requirements:


- NVIC_SetPriorityGrouping(0);
(allows all 4 NVIC priority bits used for priority numbers (16 unique priorities))
- FreeRTOSConfig.h:
configMAX_SYSCALL_INTERRUPT_PRIORITY
 $= 5 << (8 - 4) = 80$

```
NVIC_SetPriority(Periph_IRQn, 5);
```

```
NVIC_SetPriority(Periph_IRQn, 15);
```



Brian Amos












Table 27. DMA1 request mapping



Peripheral requests	Stream 0	Stream 1	Stream 2	Stream 3	Stream 4	Stream 5	Stream 6	Stream 7
Channel 0	SPI3_RX	SPDIFRX_DT	SPI3_RX	SPI2_RX	SPI2_TX	SPI3_TX	SPDIFRX_CS	SPI3_TX
Channel 1	I2C1_RX	I2C3_RX	TIM7_UP	-	TIM7_UP	I2C1_RX	I2C1_TX	I2C1_TX
Channel 2	TIM4_CH1	-	I2C4_RX	TIM4_CH2	-	I2C4_RX	TIM4_UP	TIM4_CH3
Channel 3	-	TIM2_UP TIM2_CH3	I2C3_RX	-	I2C3_TX	TIM2_CH1	TIM2_CH2 TIM2_UP TIM2_CH4	TIM2_UP TIM2_CH4
Channel 4	UART5_RX	USART3_RX	UART4_RX	USART3_TX	UART4_TX	USART2_RX	USART2_TX	UART5_RX
Channel 5	UART8_RX	UART7_RX	TIM3_CH4 TIM3_UP	UART7_RX	TIM3_CH1 TIM3_TRIGGER	TIM3_CH2	UART8_RX	TIM3_CH3
Channel 6	TIM5_CH3 TIM5_UP	TIM5_CH4 TIM5_TRIGGER	TIM5_CH1	TIM5_CH4 TIM5_TRIGGER	TIM5_CH2	-	TIM5_UP	-
Channel 7	-	TIM6_UP	I2C2_RX	I2C2_RX	USART3_TX	DAC1	DAC2	I2C2_TX
Channel 8	I2C3_TX	I2C4_RX	-	-	I2C2_TX	-	I2C4_TX	-
Channel 9	-	SPI2_RX	-	-	-	-	SPI2_TX	-





Name	Type	Frequency
ISR #32	#32	2.29% 1604 Hz
Scheduler	↻	1.69% 1604 Hz
uartPrint	✉ @3	6.24% 1604 Hz
Tmr Svc	✉ @2	0.00% 0 Hz
Idle	idle	89.78% 3208 Hz






Timestamp	Context	Message
34.294 774	uartPrint	i
34.294 815	uartPrint	d
34.294 846	uartPrint	a
34.294 920	uartPrint	t
34.294 936	uartPrint	a
34.301 508	uartPrint	missing 'u'
34.301 524	uartPrint	r
34.301 555	uartPrint	t
34.301 595	uartPrint	4
34.301 636	uartPrint	
34.301 677	uartPrint	d
34.301 707	uartPrint	a
34.301 781	uartPrint	t
34.301 797	uartPrint	a
34.301 828	uartPrint	




Name	Type	Frequency
ISR #32	#32	3.35% 1430 Hz
Scheduler	@	0.95% 1424 Hz
uartPrint	@3	6.09% 1426 Hz
Tmr Svc	@2	0.00% 0 Hz
Idle	Off	89.61% 2851 Hz




Chapter 11: Sharing Hardware Peripherals across Tasks


Timestamp	Context	Message
10.400 061	usbprint	print test
10.400 089	usbprint	print message
10.499 976	usbprint	print test
10.500 005	usbprint	print message
10.600 011	usbprint	print test
10.600 040	usbprint	print message
10.699 976	usbprint	print test
10.699 996	usbprint	print message
10.799 976	usbprint	print test
10.800 005	usbprint	print message



Virtual Comm Driver Transmit Sequence Diagram



UML Legend




Brian Amos

COM6 - Tera Term VT

File Edit Setup Control Window Help

```
message
test
```




Name	Frequency
ISR #83	1.76% 1001 Hz
Scheduler	1.00% 1500 Hz
usbTask	3.89% 1500 Hz
Tmr Svc	0.00% 0 Hz
usbprint	3.06% 500 Hz
Idle	90.29% 1500 Hz

1 byte trigger infinite block Time



Name	Frequency
ISR #83	1.76% 1001 Hz
Scheduler	1.00% 1500 Hz
usbTask	3.89% 1500 Hz
Tmr Svc	0.00% 0 Hz
usbprint	3.06% 500 Hz
Idle	90.29% 1500 Hz



500 byte trigger 100 mS block Time

Name	Frequency
ISR #83	0.06% 30 Hz
Scheduler	0.42% 530 Hz
usbTask	0.22% 45 Hz
Tmr Svc	0.00% 0 Hz
usbprint	2.53% 500 Hz
Idle	96.77% 530 Hz









Chapter 12: Tips for Creating a Well-Abstracted Architecture








Copy-Paste-Modify (Over Time)






Brian Amos




Chapter 13: Creating Loose Coupling with Queues





Brian Amos






Chapter 14: Choosing an RTOS API



Chapter 15: FreeRTOS Memory Management



Heap Fragmentation

empty Heap

free

after allocations

item 1	item 2	item 3	4	item 5	item 6	item 7	free
--------	--------	--------	---	--------	--------	--------	------

after free

free	item 2	free	4	item 5	free	item 7	free
------	--------	------	---	--------	------	--------	------

allocation attempt (fails)



no contiguous space available for item 8

item 8


free	item 2	free	4	item 5	free	item 7	free
------	--------	------	---	--------	------	--------	------



Brian Amos




FreeRTOS Stack Overflow Detection Method 1




Brian Amos

FreeRTOS Stack Overflow Detection Method 2




Brian Amos

Chapter 16: Multi-Processor and Multi-Core Systems




Multi-Processor MCU System





Brian Amos

Heterogeneous Multi-Core Example LPC54100 (Simplified)





Multi-Core Dual FreeRTOS Instances






Legacy Hardware







i.Mx8 Application Example





Distributed System Example



Distributed System Parallel Development



Chapter 17: Troubleshooting Tips and Next Steps



File Scope

PendSV_Handler

```
734     default priority of zero as that is the highest possible priority,  
735     which is guaranteed to be above configMAX_SYSCALL_INTERRUPT_PRIORITY,  
736     and therefore also guaranteed to be invalid.  
737  
738     FreeRTOS maintains separate thread and ISR API functions to ensure  
739     interrupt entry is as fast and simple as possible.  
740  
741     The following links provide detailed information:  
742     http://www.freertos.org/RTOS-Cortex-M3-M4.html  
743     http://www.freertos.org/FAQHelp.html /*  
744     configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );  
745 }  
746  
747 /* Priority grouping: The interrupt controller (NVIC) allows the bits  
748 that define each interrupt's priority to be split between bits that  
749 define the interrupt's pre-emption priority bits and bits that define  
750 the interrupt's sub-priority. For simplicity all bits must be defined  
751 to be pre-emption priority bits. The following assertion will fail if  
752 this is not the case (if some bits represent a sub-priority).  
753  
754 If the application only uses CMSIS libraries for interrupt  
755 configuration then the correct setting can be achieved on all Cortex-M  
756 devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the  
757 scheduler. Note however that some vendor specific peripheral libraries  
758 assume a non-zero priority group setting, in which cases using a value  
759 of zero will result in unpredictable behaviour. */  
760 configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );  
761 }  
762  
763 #endif /* configASSERT_DEFINED */  
764  
765  
766  
767  
768  
769  
770  
771  
772  
773  
774  
775  
776  
777  
778  
779  
780  
781  
782  
783  
784  
785  
786  
787  
788  
789  
790  
791  
792  
793  
794  
795  
796  
797  
798  
799  
800  
801  
802  
803  
804  
805  
806  
807  
808  
809  
810  
811  
812  
813  
814  
815  
816  
817  
818  
819  
820  
821  
822  
823  
824  
825  
826  
827  
828  
829  
830  
831  
832  
833  
834  
835  
836  
837  
838  
839  
840  
841  
842  
843  
844  
845  
846  
847  
848  
849  
850  
851  
852  
853  
854  
855  
856  
857  
858  
859  
860  
861  
862  
863  
864  
865  
866  
867  
868  
869  
870  
871  
872  
873  
874  
875  
876  
877  
878  
879  
880
```

Local Data @ vPortValidateInterruptPriority

Name	Value
ucCurrentPriority	
ulCurrentInterrupt	

Call Stack

Function

vPortRaiseBASEPRI

↳ vPortValidateInterruptPriority

xTaskGetTickCountFromISR

_cbGetTime

SEGGER_SYSVIEW_RecordSystime

SEGGER_SYSVIEW_Start

_HandleIncomingPacket

_SendPacket

SEGGER_SYSVIEW_OnTaskStartReady

xTaskIncrementTick


xPortSysTickHandler

<SysTick Exception>


prvCheckTasksWaitingTermination

prvIdleTask

problematic call



```
65 /* Constants required to check the validity of an interrupt priority. */
66 #define portFIRST_USER_INTERRUPT_NUMBER ( 16 )
67 #define portNVIC_LP_REGISTERS_OFFSET 16 ( 0xE000E3F0 )
68 #define portAIRCR REG ( * ( volatile uint32_t * ) 0xE000ED0C )
69 #define portMAX_8_BIT_VALUE ( ( uint8_t ) 0xff )
70 #define portTOP_BIT_OF_BYTE ( ( uint8_t ) 0x80 )
71 #define portMAX_PRIGROUP_BITS ( ( uint8_t ) 7 )
72 #define portPRIORITY_GROUP_MASK ( 0x07UL << 8UL )
73 #define portPRIGROUP_SHIFT ( 8UL )
74
```



Break & Tracepoints

Type	Location	Extras
Code	port.c:313	ulMaxPRIGROUPValue = po
Code	port.c:340	ulMaxPRIGROUPValue <=
Code	port.c:760	configASSERT((portAIRCR
Data	E000 ED0C	Write, Automatic
Data	ulMaxPRIGROUPValue	Write, Automatic

File Scope: f HAL_Init

```

147     __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
148 #endif /* PREFETCH_ENABLE */
149
150 /* Set Interrupt Group Priority */
151 HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
152
153 /* Use systick as time base source and configure 1ms
154 HAL_InitTick(TICK_INT_PRIORITY);
155

```

actual data write occurred here

ARM Cortex-M7 Devices Generic User Guide


Home > Cortex-M7 Peripherals > System control block > Application Interrupt and Reset Control Register

4.3.5. Application Interrupt and Reset Control Register

The AIRCR provides priority grouping control for the exception model, endian status for data accesses, and reset control of the system. See the register summary in [Table 4.12](#) and [Table 4.17](#) for its attributes.

To write to this register, you must write [0x5FA](#) to the VECTKEY field, otherwise the processor ignores the write.

The bit assignments are:



Binary point

The PRIGROUP field indicates the position of the binary point that splits the PRI_n fields in the Interrupt Priority Registers into separate *group priority* and *subpriority* fields. Table 4.18 shows how the PRIGROUP value controls this split. Implementations having PRI_n fields of less than 8 bits treat the least-significant bits as zero.

Table 4.18. Priority grouping

Interrupt priority level value, PRI_N[7:0]			Number of		
PRIGROUP	Binary point ^[a]	Group priority bits	Subpriority bits	Group priorities ^[b]	Subpriorities ^[b]
0b000 ^[c]	bxxxxxxxx.y	[7:1]	[0]	128	2
0b001 ^[c]	bxxxxxx.yy	[7:2]	[1:0]	64	4
0b010 ^[c]	bxxxxx.yyy	[7:3]	[2:0]	32	8
0b011 ^[c]	bxxxx.yyyy	[7:4]	[3:0]	16	16
0b100	bxxx.yyyyy	[7:5]	[4:0]	8	32
0b101	bxx.yyyyyy	[7:6]	[5:0]	4	64
0b110	bx.yyyyyyy	[7]	[6:0]	2	128
0b111	b.yyyyyyyy	None	[7:0]	1	256

[a] PRI_n[7:0] field showing the binary point. x denotes a group priority field bit, and y denotes a subpriority field bit.

The screenshot shows a debugger interface with several tabs at the top: Break & Breakpoints, tasks.c, list.c, SEGGER_RTT.c (highlighted in red), man.c, stm32fxx_hal_cortex.c, and SEGGER. The code in SEGGER_RTT.c is displayed, showing a function named '_WriteNoCheck'. A red box highlights the expression 'ulMaxPRIGROUPValue' in the Watched Data table, which has a value of 0x1 and a location of 2000 0750. Another red box highlights the text 'static variable being clobbered by a stack overflow' in the code area. The Call Stack table is also visible on the right.

Function	Stack Frame	Source
→ _WriteNoCheck	24 0 2000 0740	SEGGER_RTT.c:399
SEGGER_RTT_Writelock	24 0 2000 0758	SEGGER_RTT.c:859
SEGGER_RTT_Write	24 0 2000 0770	SEGGER_RTT.c:913
_write_r	24 0 2000 0788	SEGGER_RTT_Syscalls.h
_sfush_r	24 0 2000 0790	
_swbuf_r	24 0 2000 0798	
_put_r	16 0 2000 07C0	
StartDefaultTask	8 0 2000 07D0	main.c:368
uxListRemove	0 0 2000 07D8	list.c:196