

ECE 156a HW2
Blake Johnson
Thursday 5-8pm

Introduction:

In this lab I made three main modules, a D flipflop, a 4 bit upcounter, and a 7segment display decoder. In addition to these modules, i made an SR latch and a D latch to facilitate the D flipflop, as well as test files for each module.

Procedure:

D flipflop:

First, I designed the SR latch and the D latch. As i had seen these two latches before, the underlying concept was not difficult to understand. From there, I instantiated all the modules, and combined them to create the Dflipflop. I added an and gate to control the flipflop with a reset, and used the master/slave method of combining two flip-flops and inverting the clock between them. I ran into trouble with the inverted clock because I mixed up the ports but was able to figure it out.

Upcounter:

When I made the upcounter, I converted the D flip flops to T flip flops, and used AND gates to determine when each flipflop is incremented. The reset is passed directly to the D flip flops.

7 Segment Display:

To determine the logic for each output of the display, I made knaps to determine the minimum SOP for each light within the display.

Testing:

D flipflop:

To test the D flip flop, I tested both the SR latch and the D latch i made because both made up my D flipflop. I tested the flip flop and latches by changing the inputs and checking the corresponding Q value to make sure it was correct.

Upcounter:

To test the Upcounter, I created different scenarios by changing the enable and reset inputs. My Upcounter correctly increments from 0000 to 1111 and resets immediately when reset is high.

7 Seg Display:

To test the decoder I looped the control input through all possible values and showed how each corresponding display output was active low, and showed the correct output.

**For each test I included annotated waveforms shown below. Order of screenshots is RS latch, D latch, D flipflop, Upcounter, and finally 7 Segment Decoder.

Conclusion:

This lab/homework has taught me a lot about how to use verilog and how to compile, and effectively simulate my modules to show their correctness as well as to diagnose any problems when I have them.







