Blake Johnson ECE 156a Homework 3 Section: R 5-8pm

HW3

Intro:

In this lab I used behavioral Verilog to model the D flip-flop, seven segment decoder, and upcounter from the previous lab. Overall, working in behavioral Verilog instead of structural Verilog has had many upsides. The code is simpler and shorter, which helps prevent mistakes and confusion.

Procedure:

First I started with the D latch and RS latch to get a feel for using behavioral Verilog. Since this lab asked for a holistic design, I did not end up using the RS and D latch modules in my final implementation. After I finished the D flip-flop I implemented the up-counter. Because I used behavioral Verilog, I did not need to keep track of multiple wires and gates simultaneously. I was able to implement this module pretty quickly, however I had to put some care into making sure the module took the edge cases into account. Finally, the seven segment decoder was the last module I implemented. Because we are not supposed to implement large Boolean sum of products assignment statements using assign, I used a case method for each segment of the display. To avoid writing out many combinations, I used the casez feature on Verilog that allows you to put a "?" in place of a don't-care. This implementation worked well after I discovered this.

Testing:

Since this lab implements the same modules that are supposed to behave identically, I used the same test files as lab 1. However, I added a few extra test cases on each one to demonstrate a more complete module.

Conclusion:

This lab implemented the same three modules as before, except this time using behavioral Verilog. Behavioral Verilog has many efficient qualities that speed up writing and simulation time and make for overall more efficient work in the real world. Implementing the same modules in both structural and behavioral Verilog has given me a lot of insight into each style of Verilog. Because I trudged through the tediousness of structural Verilog, I now value the efficiency of behavioral Verilog, but I also understand what going on under the hood and can translate the statements into structural terms if I need to.

Images listed in this order: D flip flop, Up-counter, Decoder





