




1	2	3	4	5	6	7	8	9	
A									A
<div>TABLE OF CONTENTS</div> <div>REV 1.02    9/12/2014 11:53:03 AM</div>									
B									B
<div><div><div>PG 2 BLOCK DIAGRAM</div><div>PG 3 FPGA CONFIG / JTAG</div><div>PG 4 USB BLASTER II</div><div>PG 5 PCIe CONNECTORS</div><div>PG 6 PCIe SWITCH</div><div>PG 7 FPGA PCIe CONNECTIONS</div><div>PG 8 AUDIO</div><div>PG 9 ADC</div><div>PG 10 MIPI</div><div>PG 11 IO HEADERS</div><div>PG 12 GALILEO HEADERS</div></div><div><div>PG 13 BUS SWITCHES</div><div>PG 14 CLOCKS</div><div>PG 15 FPGA IO BANK 3 / 4 / 5</div><div>PG 16 FPGA IO BANK 6 / 7 / 8</div><div>PG 17 POWER IN</div><div>PG 18 FPGA VREGS / DECOUPLING</div><div>PG 19 SYSTEM VREGS</div><div>PG 20 FPGA PWR / GND</div><div>PG 21 SW PWR / GND / DECOUPLING</div><div>PG 22 LEDS / BUTTONS / SWITCHES</div></div></div>									
C									C
D									D
E									E
F									F
<div><div></div><div>TITLE:   iot_shield</div><div><div>Drawn By: Matt Staniszewski</div><div>REV: 1.02</div></div><div><div>Date: 9/12/2014 11:53:03 AM</div><div>Sheet: 1/22</div></div></div>									







Micro USB





USB Controller




JTAG Header



USB Blaster Status LEDs



CPLD



USB BLASTER II

# FFC Connector

# Mini-PCle Connector

FFC Cable to Galileo



Place near inputs at FPGA

Note: J1 Supports speeds up to Gen1 (2.5Gbps)


# PCIe Flow Diagram


# PCIe CONNECTORS

TITLE:   iot_shield	
Drawn By: Matt Staniszewski	REV: 1.02
Date: 9/12/2014 11:53:03 AM	Sheet: 5/22









Speaker Output

Headphone Jack


Volume Control (optional)

AUDIO


TITLE:   iot_shield		
Drawn By: Matt Staniszewski		REV: 1.02
Date: 9/12/2014 11:53:03 AM	Sheet: 8/22	




## Analog Inputs



## 2.5V Reference




## A/D Converter (ADC)




## ADC

TITLE:   iot_shield	
Drawn By: Matt Staniszewski	REV: 1.02
Date: 9/12/2014 11:53:03 AM	Sheet: 9/22




TITLE:   iot_shield		
Drawn By: Matt Staniszewski		REV: 1.02
Date: 9/12/2014 11:53:03 AM	Sheet: 10/22	


Low-Speed IO Header 0



Low-Speed IO Header 1




Low-Speed IO Header 2




Low-Speed IO Header 0-2  
Total Current Limit: 60mA @ 3.3V


High-Speed IO Header



High-Speed IO Header  
Total Current Limit: 40mA @ 3.3V, 100mA @ 5V




Low-Speed IO Header Pinout



Note: Use 5V Header (J8, p. 17) for 5V power

High-Speed IO Header Pinout



Note: Clock Pins 30 and 32 are FPGA input; Clock Pins 53 and 57 are FPGA output  
Note: All differential and clock pairs are 2.5V




Key

- Digital IO
- Ground
- 3.3V
- 5V
- Differential Pair (+/-)
- Clock Pair (+/-)
- No Connect


IO HEADERS

TITLE: iot_shield	
Drawn By: Matt Staniszewski	REV: 1.02
Date: 9/12/2014 11:53:03 AM	Sheet: 11/22


Note: Pin numbers match Galileo schematics



ICSP pins not connected to shield




IO Signal Flow







Note: ' \_5V' are Galileo/IO header signals and are 5V-tolerant. Signals without ' \_5V' are 3.3V FPGA IOs (not 5V tolerant).

GALILEO HEADERS

TITLE:   iot_shield		
Drawn By: Matt Staniszewski		REV: 1.02
Date: 9/12/2014 11:53:03 AM	Sheet:	12/22





## CLOCKS

TITLE:    iot_shield	
Drawn By: Matt Staniszewski	REV: 1.02
Date: 9/12/2014 11:53:03 AM	Sheet: 14/22



## IO Bank 6 (3.0V)

PCIe/Switch/Galileo IOs/Clock/High-Speed IO Header

## IO Bank 7 (3.0V)

Codec/ADC/MIPI/Clock/USB Blaster

## IO Bank 8 (3.0V)

Low-Speed IO Headers/USB Blaster

## FPGA IO BANK 6 / 7 / 8

TITLE: iot\_shield

Drawn By: Matt Staniszewski


REV:  
1.02

Date: 9/12/2014 11:53:03 AM


Sheet: 16/22




POWER IN JUMPERS




5V HEADER




POWER PROBE TESTPOINTS



POWER LEDs



BOARD FIDUCIALS




Note: Shield power limits assume all header current limits are used and a Mini-PCIe Gen1 card (i.e. Wi-Fi) is connected.

It is assumed that additional shields or USB devices are not connected to the Galileo; please use at your own risk.

POWER IN


TITLE:   iot_shield	
Drawn By: Matt Staniszewski	REV: 1.02
Date: 9/12/2014 11:53:03 AM	Sheet: 17/22




FPGA VREGS / DECOUPLING

TITLE:   iot_shield		
Drawn By: Matt Staniszewski		REV: 1.02
Date: 9/12/2014 11:53:03 AM	Sheet: 18/22	

Supervisor (1.0V POK)





1.8V / 10mA



SYSTEM VREGS


TITLE:   iot_shield	
Drawn By: Matt Staniszewski	REV: 1.02
Date: 9/12/2014 11:53:03 AM	Sheet: 19/22




## FPGA PWR / GND

TITLE:    iot_shield	
Drawn By: Matt Staniszewski	REV: 1.02
Date: 9/12/2014 11:53:03 AM	Sheet: 20/22







2x Blue LEDs




1x Amber, 1x Red LED




2x Green LEDs




2x Green LEDs



8x DIP Switch



2x Push Buttons



LEDS / BUTTONS / SWITCHES

TITLE: iot_shield	
Drawn By: Matt Staniszewski	REV: 1.02
Date: 9/12/2014 11:53:03 AM	Sheet: 22/22