



1	2	3	4	5	6	7	8	9	
A									A
<div>TABLE OF CONTENTS</div> <div>REV 1.11 10/14/2014 9:58:22 AM</div>									
B									B
<div><div>PG 2 BLOCK DIAGRAM</div><div>PG 3 FPGA CONFIG / JTAG</div><div>PG 4 USB BLASTER II</div><div>PG 5 PCIe CONNECTORS</div><div>PG 6 PCIe SWITCH</div><div>PG 7 FPGA PCIe CONNECTIONS</div><div>PG 8 AUDIO</div><div>PG 9 ADC</div><div>PG 10 MIPI</div><div>PG 11 IO HEADERS</div><div>PG 12 GALILEO HEADERS</div></div> <div><div>PG 13 BUS SWITCHES</div><div>PG 14 CLOCKS</div><div>PG 15 FPGA IO BANK 3 / 4 / 5</div><div>PG 16 FPGA IO BANK 6 / 7 / 8</div><div>PG 17 POWER IN</div><div>PG 18 FPGA VREGS / DECOUPLING</div><div>PG 19 SYSTEM VREGS</div><div>PG 20 FPGA PWR / GND</div><div>PG 21 SW PWR / GND / DECOUPLING</div><div>PG 22 LEDS / BUTTONS / SWITCHES</div></div>									
C									C
D									D
E									E
F									F
<div><div></div><div>TITLE: <div>iot_shield</div></div><div><div>Drawn By: Matt Staniszewski</div><div>REV: 1.11</div></div><div><div>Date: 10/14/2014 9:58:22 AM</div><div>Sheet: 1/22</div></div></div>									



BLOCK DIAGRAM

TITLE: iot_shield		
Drawn By: Matt Staniszewski		REV: 1.11
Date: 10/14/2014 9:58:22 AM	Sheet: 2/22	



Please see table below for MSEL settings

Route trace to avoid agressor signals

Place resistor near config device

Place near FPGA with minimal stubs

MSEL Settings


Function	MSEL3		MSEL2		MSEL1		MSEL0	
Resistor	R166	R164	R167	R165	R170	R168	R171	R169
stuff	X			X	X		X	
no stuff		X	X			X		X

Current configuration: AS x1 Mode, Fast POR


FPGA CONFIG / JTAG

TITLE: iot_shield	
Drawn By: Matt Staniszewski	REV: 1.11
Date: 10/14/2014 9:58:22 AM	Sheet: 3/22


Micro USB




USB Controller




JTAG Header



USB Blaster Status LEDs



CPLD



USB BLASTER II

TITLE: iot_shield	
Drawn By: Matt Staniszewski	REV: 1.11
Date: 10/14/2014 9:58:22 AM	Sheet: 4/22

FFC Connector

Mini-PCle Connector

FFC Cable to Galileo



Place near inputs at FPGA


Note: J1 Supports speeds up to Gen1 (2.5Gbps)


PCIe Flow Diagram

PCIe CONNECTORS

TITLE: iot_shield	
Drawn By: Matt Staniszewski	REV: 1.11
Date: 10/14/2014 9:58:22 AM	Sheet: 5/22









TITLE: iot_shield		
Drawn By: Matt Staniszewski		REV: 1.11
Date: 10/14/2014 9:58:22 AM	Sheet: 8/22	

Analog Inputs




2.5V Reference




ADC

TITLE: iot_shield	
Drawn By: Matt Staniszewski	REV: 1.11
Date: 10/14/2014 9:58:22 AM	Sheet: 9/22


Low-Speed IO Header 0



Low-Speed IO Header 1




Low-Speed IO Header 2




Low-Speed IO Header 0-2
Total Current Limit: 60mA @ 3.3V


High-Speed IO Header



High-Speed IO Header
Total Current Limit: 40mA @ 3.3V, 100mA @ 5V




Low-Speed IO Header Pinout



Note: Use 5V Header (J8, p. 17) for 5V power

High-Speed IO Header Pinout








Note: Clock Pins 30 and 32 are FPGA input; Clock Pins 53 and 57 are FPGA output
Note: All differential and clock pairs are 2.5V

Key	
<input type="checkbox"/>	Digital IO
<input checked="" type="checkbox"/>	Ground
<input checked="" type="checkbox"/>	3.3V
<input checked="" type="checkbox"/>	5V
<input checked="" type="checkbox"/>	Differential Pair (+/-)
<input checked="" type="checkbox"/>	Clock Pair (+/-)
<input checked="" type="checkbox"/>	No Connect

IO HEADERS

TITLE: iot_shield	
Drawn By: Matt Staniszewski	REV: 1.11
Date: 10/14/2014 9:58:22 AM	Sheet: 11/22


Note: Pin numbers match Galileo schematics




Note: ' _5V' are Galileo/IO header signals and are 5V-tolerant. Signals without ' _5V' are 3.3V FPGA IOs (not 5V tolerant).

GALILEO HEADERS


TITLE: iot_shield		
Drawn By: Matt Staniszewski		REV: 1.11
Date: 10/14/2014 9:58:22 AM	Sheet: 12/22	






IO Bank 6 (3.0V)

PCIe/Switch/Galileo IOs/Clock




IO Bank 7 (3.0V)

Codec/ADC/Clock/USB Blaster



IO Bank 8 (3.0V)

Low-Speed IO Headers/Galileo IOs/USB Blaster



FPGA IO BANK 6 / 7 / 8

TITLE: iot_shield


Drawn By: Matt Staniszewski

REV:
1.11


Date: 10/14/2014 9:58:22 AM

Sheet: 16/22

POWER IN JUMPERS




5V HEADER




5V Header Total Current Limit: 100mA @ 5V

POWER PROBE TESTPOINTS




POWER LEDs



Note: Shield power limits assume all header current limits are used and a Mini-PCle Gen1 card (i.e. Wi-Fi) is connected.


It is assumed that additional shields or USB devices are not connected to the Galileo; please use at your own risk.

For larger FPGAs (GX50 and above), input power must be supplied externally. Remove R4 and R5 and power the 5V0 and 3V3 voltage rails from a separate source.



POWER IN


TITLE: iot_shield		
Drawn By: Matt Staniszewski		REV: 1.11
Date: 10/14/2014 9:58:22 AM	Sheet: 17/22	




FPGA VREGS / DECOUPLING

TITLE: iot_shield	
Drawn By: Matt Staniszewski	REV: 1.11
Date: 10/14/2014 9:58:22 AM	Sheet: 18/22

Supervisor (1.0V POK)



1.8V / 10mA



SYSTEM VREGS


TITLE: iot_shield


Drawn By: Matt Staniszewski


REV:
1.11

Date: 10/14/2014 9:58:22 AM

Sheet: 19/22








2x Blue LEDs


U4



MMDT3904-7-F

1x Amber, 1x Red LED


U9



MMDT3904-7-F

2x Green LEDs


U6



MMDT3904-7-F

2x Green LEDs

U8




MMDT3904-7-F

8x DIP Switch

Place resistors near IOs on FPGA

SW3



TDA08

2x Push Buttons

SW1

B3U-1000P

0 R21

no stuff

SW2

B3U-1000P

0 R23

no stuff

LEDS / BUTTONS / SWITCHES

TITLE: iot_shield

Drawn By: Matt Staniszewski

REV: 1.11

Date: 10/14/2014 9:58:22 AM

Sheet: 22/22