



1	2	3	4	5	6	7	8	9	
A									A
<div>TABLE OF CONTENTS</div> <div>REV 1.1    10/14/2014 9:46:30 AM</div>									
B									B
<div><div>PG 2 BLOCK DIAGRAM</div><div>PG 3 FPGA CONFIG / JTAG</div><div>PG 4 USB BLASTER II</div><div>PG 5 PCIe CONNECTORS</div><div>PG 6 PCIe SWITCH</div><div>PG 7 FPGA PCIe CONNECTIONS</div><div>PG 8 AUDIO</div><div>PG 9 ADC</div><div>PG 10 MIPI</div><div>PG 11 IO HEADERS</div><div>PG 12 GALILEO HEADERS</div></div> <div><div>PG 13 BUS SWITCHES</div><div>PG 14 CLOCKS</div><div>PG 15 FPGA IO BANK 3 / 4 / 5</div><div>PG 16 FPGA IO BANK 6 / 7 / 8</div><div>PG 17 POWER IN</div><div>PG 18 FPGA VREGS / DECOUPLING</div><div>PG 19 SYSTEM VREGS</div><div>PG 20 FPGA PWR / GND</div><div>PG 21 SW PWR / GND / DECOUPLING</div><div>PG 22 LEDS / BUTTONS / SWITCHES</div></div>									
C									C
D									D
E									E
F									F

TITLE:    iot_shield	
Drawn By: Matt Staniszewski	REV: 1.1
Date: 10/14/2014 9:46:30 AM	Sheet: 1/22





Please see table below for MSEL settings

Route trace to avoid agressor signals

FPGA Fiducials

MSEL Settings


Function	MSEL3		MSEL2		MSEL1		MSEL0	
Resistor	R166	R164	R167	R165	R170	R168	R171	R169
stuff	X			X	X		X	
no stuff		X	X			X		X

Current configuration: AS x1 Mode, Fast POR


FPGA CONFIG / JTAG

TITLE:   iot_shield	
Drawn By: Matt Staniszewski	REV: 1.1
Date: 10/14/2014 9:46:30 AM	Sheet: 3/22


Micro USB




USB Controller




JTAG Header



USB Blaster Status LEDs



CPLD



USB BLASTER II

# FFC Connector

# Mini-PCle Connector

FFC Cable to Galileo



Place near inputs at FPGA

Note: J1 Supports speeds up to Gen1 (2.5Gbps)


# PCIe Flow Diagram


# PCIe CONNECTORS

TITLE:   iot_shield	
Drawn By: Matt Staniszewski	REV: 1.1
Date: 10/14/2014 9:46:30 AM	Sheet: 5/22









Speaker Output

Headphone Jack

Volume Control (optional)

AUDIO


TITLE:   iot_shield		
Drawn By: Matt Staniszewski		REV: 1.1
Date: 10/14/2014 9:46:30 AM	Sheet: 8/22	



Analog Inputs

A/D Converter (ADC)

2.5V Reference




ADC


TITLE:   iot_shield		
Drawn By: Matt Staniszewski		REV: 1.1
Date: 10/14/2014 9:46:30 AM	Sheet: 9/22	




Low-Speed IO Header 0



Low-Speed IO Header 1




Low-Speed IO Header 2




Low-Speed IO Header 0-2  
Total Current Limit: 60mA @ 3.3V


High-Speed IO Header



High-Speed IO Header  
Total Current Limit: 40mA @ 3.3V, 100mA @ 5V




Low-Speed IO Header Pinout



Note: Use 5V Header (J8, p. 17) for 5V power

High-Speed IO Header Pinout






Note: Clock Pins 30 and 32 are FPGA input; Clock Pins 53 and 57 are FPGA output  
Note: All differential and clock pairs are 2.5V

Key	
<input type="checkbox"/>	Digital IO
<input checked="" type="checkbox"/>	Ground
<input checked="" type="checkbox"/>	3.3V
<input checked="" type="checkbox"/>	5V
<input checked="" type="checkbox"/>	Differential Pair (+/-)
<input checked="" type="checkbox"/>	Clock Pair (+/-)
<input checked="" type="checkbox"/>	No Connect


IO HEADERS

TITLE:   iot_shield	
Drawn By: Matt Staniszewski	REV: 1.1
Date: 10/14/2014 9:46:30 AM	Sheet: 11/22


Note: Pin numbers match Galileo schematics



ICSP pins not connected to shield




IO Signal Flow




Note: ' \_5V' are Galileo/IO header signals and are 5V-tolerant. Signals without ' \_5V' are 3.3V FPGA IOs (not 5V tolerant).

GALILEO HEADERS


TITLE:   iot_shield		
Drawn By: Matt Staniszewski		REV: 1.1
Date: 10/14/2014 9:46:30 AM	Sheet:	12/22






IO Bank 3 (2.5V)

MIPI/Clock/High-Speed IO Header




IO Bank 4 (1.2V)

MIPI/LEDs/Buttons/Switches



IO Bank 5 (3.0V)

High-Speed IO Header



Note: 3.0V IO Banks are compatible with 3.3V signaling

FPGA IO BANK 3 / 4 / 5

TITLE: iot_shield	
Drawn By: Matt Staniszewski	REV: 1.1
Date: 10/14/2014 9:46:30 AM	Sheet: 15/22

## PCle/Switch/Galileo IOs/Clock

PCle/Switch/Galileo IOs/Clock



Note: Keep traces as short as possible

Codec/ADC/Clock/USB Blaster

Codec/ADC/Clock/USB Blaster



Note: Keep traces as short as possible

## Low-Speed IO Headers/Galileo IOs/USB Blaster

## Low-Speed IO Headers/Galileo IOs/USB Blaster




## FPGA IO BANK 6 / 7 / 8


TITLE:    iot_shield			
Drawn By: Matt Staniszewski			REV: 1.1
Date: 10/14/2014 9:46:30 AM		Sheet:	16/22




POWER IN JUMPERS




5V HEADER



POWER PROBE TESTPOINTS




POWER LEDs



Note: Shield power limits assume all header current limits are used and a Mini-PCle Gen1 card (i.e. Wi-Fi) is connected.

It is assumed that additional shields or USB devices are not connected to the Galileo; please use at your own risk.

For larger FPGAs (GX50 and above), input power must be supplied externally. Remove R4 and R5 and power the 5V0 and 3V3 voltage rails from a separate source.





POWER IN

TITLE:   iot_shield		
Drawn By: Matt Staniszewski		REV: 1.1
Date: 10/14/2014 9:46:30 AM	Sheet: 17/22	





Supervisor (1.0V POK)



SYSTEM VREGS

TITLE:   iot_shield	
Drawn By: Matt Staniszewski	REV: 1.1
Date: 10/14/2014 9:46:30 AM	Sheet: 19/22



## FPGA PWR / GND

TITLE:    iot_shield	
Drawn By: Matt Staniszewski	REV: 1.1
Date: 10/14/2014 9:46:30 AM	Sheet: 20/22



