



1	2	3	4	5	6	7	8	9	
A									A
TABLE OF CONTENTS									
REV 1.04    10/5/2014 11:06:41 PM									
B									B
C	PG 2 BLOCK DIAGRAM				PG 13 BUS SWITCHES				
	PG 3 FPGA CONFIG / JTAG				PG 14 CLOCKS				
	PG 4 USB BLASTER II				PG 15 FPGA IO BANK 3 / 4 / 5				
	PG 5 PCIe CONNECTORS				PG 16 FPGA IO BANK 6 / 7 / 8				
	PG 6 PCIe SWITCH				PG 17 POWER IN				
	PG 7 FPGA PCIe CONNECTIONS				PG 18 FPGA VREGS / DECOUPLING				
	PG 8 AUDIO				PG 19 SYSTEM VREGS				
	PG 9 ADC				PG 20 FPGA PWR / GND				
	PG 10 MIPI				PG 21 SW PWR / GND / DECOUPLING				
	PG 11 IO HEADERS				PG 22 LEDS / BUTTONS / SWITCHES				
	PG 12 GALILEO HEADERS								
D									D
E									E
F									F
TITLE:   iot_shield									
Drawn By: Matt Staniszewski								REV: 1.04	
Date: 10/5/2014 11:06:41 PM							Sheet:	1/22	



BLOCK DIAGRAM

TITLE:   iot_shield		
Drawn By: Matt Staniszewski		REV: 1.04
Date: 10/5/2014 11:06:41 PM	Sheet: 2/22	



Please see table below for MSEL settings

Route trace to avoid agressor signals

Place resistor near config device

Place near FPGA with minimal stubs

### MSEL Settings


Function	MSEL3		MSEL2		MSEL1		MSEL0	
Resistor	R166	R164	R167	R165	R170	R168	R171	R169
stuff	X			X	X		X	
no stuff		X	X			X		X

Current configuration: AS x1 Mode, Fast POR


### FPGA CONFIG / JTAG

TITLE:   iot_shield	
Drawn By: Matt Staniszewski	REV: 1.04
Date: 10/5/2014 11:06:41 PM	Sheet: 3/22


Micro USB




USB Controller




JTAG Header




USB Blaster Status LEDs



Place near CY7C68013A



CPLD



USB BLASTER II

TITLE:   iot\_shield

Drawn By: Matt Staniszewski

Date: 10/5/2014 11:06:41 PM

REV: 1.04

Sheet: 4/22

# FFC Connector

# Mini-PCle Connector

FFC Cable to Galileo



Place near inputs at FPGA

Note: J1 Supports speeds up to Gen1 (2.5Gbps)


# PCIe Flow Diagram


# PCIe CONNECTORS

TITLE:   iot_shield	
Drawn By: Matt Staniszewski	REV: 1.04
Date: 10/5/2014 11:06:41 PM	Sheet: 5/22









Speaker Output

Headphone Jack

Volume Control (optional)

AUDIO


TITLE:   iot_shield		
Drawn By: Matt Staniszewski		REV: 1.04
Date: 10/5/2014 11:06:41 PM	Sheet: 8/22	



Analog Inputs

A/D Converter (ADC)

2.5V Reference




ADC


TITLE:   iot_shield	
Drawn By: Matt Staniszewski	REV: 1.04
Date: 10/5/2014 11:06:41 PM	Sheet: 9/22




Low-Speed IO Header 0



Low-Speed IO Header 1




Low-Speed IO Header 2





Low-Speed IO Header 0-2  
Total Current Limit: 60mA @ 3.3V

High-Speed IO Header



High-Speed IO Header  
Total Current Limit: 40mA @ 3.3V, 100mA @ 5V




Low-Speed IO Header Pinout



Note: Use 5V Header (J8, p. 17) for 5V power

High-Speed IO Header Pinout






Note: Clock Pins 30 and 32 are FPGA input; Clock Pins 53 and 57 are FPGA output  
Note: All differential and clock pairs are 2.5V

Key	
<input type="checkbox"/>	Digital IO
<input checked="" type="checkbox"/>	Ground
<input type="checkbox"/>	3.3V
<input type="checkbox"/>	5V
<input type="checkbox"/>	Differential Pair (+/-)
<input type="checkbox"/>	Clock Pair (+/-)
<input type="checkbox"/>	No Connect


IO HEADERS

TITLE:   iot_shield	
Drawn By: Matt Staniszewski	REV: 1.04
Date: 10/5/2014 11:06:41 PM	Sheet: 11/22


Note: Pin numbers match Galileo schematics



ICSP pins not connected to shield




### IO Signal Flow



Note: ' \_5V' are Galileo/IO header signals and are 5V-tolerant. Signals without ' \_5V' are 3.3V FPGA IOs (not 5V tolerant).





### GALILEO HEADERS

TITLE:   iot_shield		
Drawn By: Matt Staniszewski		REV: 1.04
Date: 10/5/2014 11:06:41 PM	Sheet: 12/22	



BUS SWITCHES

TITLE:   iot_shield		
Drawn By: Matt Staniszewski		REV: 1.04
Date: 10/5/2014 11:06:41 PM	Sheet: 13/22	




## CLOCKS

TITLE:    iot_shield			
Drawn By: Matt Staniszewski			REV: 1.04
Date: 10/5/2014 11:06:41 PM		Sheet:	14/22


# IO Bank 3 (2.5V)

MIPI/Clock/High-Speed IO Header




# IO Bank 4 (1.2V)

MIPI/LEDs/Buttons/Switches




# IO Bank 5 (3.0V)

High-Speed IO Header



Note: Keep traces as short as possible



Note: 3.0V IO Banks are compatible with 3.3V signaling

Note: Keep traces as short as possible

# FPGA IO BANK 3 / 4 / 5

TITLE: iot\_shield

Drawn By: Matt Staniszewski


REV: 1.04

Date: 10/5/2014 11:06:41 PM

Sheet: 15/22


# IO Bank 6 (3.0V)

PCIe/Switch/Galileo IOs/Clock




# IO Bank 7 (3.0V)

Codec/ADC/Clock/USB Blaster



# IO Bank 8 (3.0V)

Low-Speed IO Headers/Galileo IOs/USB Blaster



## FPGA IO BANK 6 / 7 / 8

TITLE:    iot\_shield

Drawn By: Matt Staniszewski


REV:  
1.04

Date: 10/5/2014 11:06:41 PM


Sheet: 16/22




POWER IN JUMPERS




5V HEADER




POWER PROBE TESTPOINTS



POWER LEDs



BOARD FIDUCIALS




Note: Shield power limits assume all header current limits are used and a Mini-PCIe Gen1 card (i.e. Wi-Fi) is connected.


It is assumed that additional shields or USB devices are not connected to the Galileo; please use at your own risk.

POWER IN


TITLE:   iot_shield	
Drawn By: Matt Staniszewski	REV: 1.04
Date: 10/5/2014 11:06:41 PM	Sheet: 17/22



Supervisor (1.0V POK)



1.8V / 10mA



SYSTEM VREGS

TITLE:   iot_shield	
Drawn By: Matt Staniszewski	REV: 1.04
Date: 10/5/2014 11:06:41 PM	Sheet: 19/22

