



1	2	3	4	5	6	7	8	9																											
A									A																										
<div>TABLE OF CONTENTS</div> <div>REV 1.13    10/21/2014 5:02:40 PM</div>																																			
B									B																										
PG 2 BLOCK DIAGRAM				PG 13 BUS SWITCHES																															
PG 3 FPGA CONFIG / JTAG				PG 14 CLOCKS																															
PG 4 USB BLASTER II				PG 15 FPGA IO BANK 3 / 4 / 5																															
PG 5 PCIe CONNECTORS				PG 16 FPGA IO BANK 6 / 7 / 8																															
PG 6 PCIe SWITCH				PG 17 POWER IN																															
C	PG 7 FPGA PCIe CONNECTIONS				PG 18 FPGA VREGS / DECOUPLING				C																										
PG 8 AUDIO				PG 19 SYSTEM VREGS																															
PG 9 ADC				PG 20 FPGA PWR / GND																															
PG 10 MIPI				PG 21 SW PWR / GND / DECOUPLING																															
PG 11 IO HEADERS				PG 22 LEDS / BUTTONS / SWITCHES																															
D									D																										
PG 12 GALILEO HEADERS																																			
E									E																										
F									F																										
<table><tr><td colspan="9">TITLE:    iot_shield</td></tr><tr><td colspan="8">Drawn By: Matt Staniszewski</td><td>REV: 1.13</td></tr><tr><td colspan="7">Date: 10/21/2014 5:02:40 PM</td><td>Sheet:</td><td>1/22</td></tr></table>									TITLE:    iot_shield									Drawn By: Matt Staniszewski								REV: 1.13	Date: 10/21/2014 5:02:40 PM							Sheet:	1/22
TITLE:    iot_shield																																			
Drawn By: Matt Staniszewski								REV: 1.13																											
Date: 10/21/2014 5:02:40 PM							Sheet:	1/22																											





Please see table below for MSEL settings

Route trace to avoid agressor signals

Place resistor near config device

Place near FPGA with minimal stubs

MSEL Settings


Function	MSEL3		MSEL2		MSEL1		MSEL0	
Resistor	R38	R41	R40	R43	R39	R42	R85	R86
stuff	X			X	X		X	
no stuff		X	X			X		X

Current configuration: AS x1 Mode, Fast POR


FPGA CONFIG / JTAG

TITLE:   iot_shield	
Drawn By: Matt Staniszewski	REV: 1.13
Date: 10/21/2014 5:02:40 PM	Sheet: 3/22


Micro USB




USB Controller




JTAG Header




USB Blaster Status LEDs



Place near CY7C68013A



CPLD



USB BLASTER II

TITLE:   iot\_shield

Drawn By: Matt Staniszewski

Date: 10/21/2014 5:02:40 PM

REV: 1.13

Sheet: 4/22

# FFC Connector

# Mini-PCle Connector

FFC Cable to Galileo



Place near inputs at FPGA


Note: J10 Supports speeds up to Gen1 (2.5Gbps)


# PCIe Flow Diagram


# PCIe CONNECTORS

TITLE:   iot_shield	
Drawn By: Matt Staniszewski	REV: 1.13
Date: 10/21/2014 5:02:40 PM	Sheet: 5/22









Speaker Output

Headphone Jack

Volume Control (optional)

AUDIO


TITLE: iot_shield		
Drawn By: Matt Staniszewski		REV: 1.13
Date: 10/21/2014 5:02:40 PM	Sheet: 8/22	



Analog Inputs

A/D Converter (ADC)

2.5V Reference




ADC


TITLE:   iot_shield		
Drawn By: Matt Staniszewski		REV: 1.13
Date: 10/21/2014 5:02:40 PM	Sheet: 9/22	




Low-Speed IO Header 0



Low-Speed IO Header 1




Low-Speed IO Header 2




Low-Speed IO Header 0-2  
Total Current Limit: 60mA @ 3.3V


High-Speed IO Header



High-Speed IO Header  
Total Current Limit: 40mA @ 3.3V, 100mA @ 5V




Low-Speed IO Header Pinout



Note: Use 5V Header (J2, p. 17) for 5V power

High-Speed IO Header Pinout



Note: Clock Pins 30 and 32 are FPGA input; Clock Pins 53 and 57 are FPGA output  
Note: All differential and clock pairs are 2.5V

Key

☐

Digital IO

☒

Ground

☒

3.3V

☒

5V

☒

Differential Pair (+/-)

☒

Clock Pair (+/-)




☒

No Connect


IO HEADERS

TITLE: iot_shield	
Drawn By: Matt Staniszewski	REV: 1.13
Date: 10/21/2014 5:02:40 PM	Sheet: 11/22


Note: Pin numbers match Galileo schematics



ICSP pins not connected to shield




IO Signal Flow



Note: ' 5V' are Galileo/IO header signals and are 5V-tolerant. Signals without ' 5V' are 3.3V FPGA IOs (not 5V tolerant).

GALILEO HEADERS

TITLE:   iot_shield	
Drawn By: Matt Staniszewski	REV: 1.13
Date: 10/21/2014 5:02:40 PM	Sheet: 12/22



# BUS SWITCHES


TITLE:   iot\_shield

Drawn By: Matt Staniszewski

REV:  
1.13


Date: 10/21/2014 5:02:40 PM

Sheet: 13/22




IO Bank 3 (2.5V)

MIPI/Clock/High-Speed IO Header




IO Bank 4 (1.2V)

MIPI/LEDs/Buttons/Switches



IO Bank 5 (3.0V)

High-Speed IO Header



FPGA IO BANK 3 / 4 / 5

TITLE:   iot_shield	
Drawn By: Matt Staniszewski	REV: 1.13
Date: 10/21/2014 5:02:40 PM	Sheet: 15/22

Note: 3.0V IO Banks are compatible with 3.3V signaling

Note: Keep traces as short as possible

Note: Keep traces as short as possible

## PCle/Switch/Galileo I/Os/Clock


PCle/Switch/Galileo I/Os/Clock



Note: Keep traces as short as possible

Codec/ADC/Clock/USB Blaster

Codec/ADC/Clock/USB Blaster



Note: Keep traces as short as possible

## Low-Speed IO Headers/Galileo IOs/USB Blaster

## Low-Speed IO Headers/Galileo IOs/USB Blaster




## FPGA IO BANK 6 / 7 / 8


TITLE:    iot_shield	
Drawn By: Matt Staniszewski	REV: 1.13
Date: 10/21/2014 5:02:40 PM	Sheet: 16/22



POWER IN JUMPERS




5V HEADER




5V Header Total Current Limit: 100mA @ 5V

POWER PROBE TESTPOINTS




POWER LEDs



Note: Shield power limits assume all header current limits are used and a Mini-PCle Gen1 card (i.e. Wi-Fi) is connected.


It is assumed that additional shields or USB devices are not connected to the Galileo; please use at your own risk.

For larger FPGAs (GX50 and above), input power must be supplied externally. Remove R433 and R434 and power the 5V0 and 3V3 voltage rails from a separate source.




POWER IN


TITLE:   iot_shield		
Drawn By: Matt Staniszewski		REV: 1.13
Date: 10/21/2014 5:02:40 PM	Sheet: 17/22	



Supervisor (1.0V POK)



1.8V / 10mA



SYSTEM VREGS



TITLE: iot\_shield

Drawn By: Matt Staniszewski

REV:  
1.13


Date: 10/21/2014 5:02:40 PM


Sheet: 19/22



## FPGA PWR / GND

TITLE:    iot_shield	
Drawn By: Matt Staniszewski	REV: 1.13
Date: 10/21/2014 5:02:40 PM	Sheet: 20/22





LEDS / BUTTONS / SWITCHES

TITLE:   iot_shield		
Drawn By: Matt Staniszewski		REV: 1.13
Date: 10/21/2014 5:02:40 PM	Sheet: 22/22	