

Homework 2

Embedded Systems

Question 1:

Part A: Timer A 500 kHz, what is timer period in seconds if continuous

$\frac{\text{cycles}}{\text{freq}}$

Div	ID	Cycles	
11	0	500,000	0.131 seconds 7.629
12	1	250,000	0.262 seconds 3.814
14	2	125,000	0.524 sec 1.907
18	3	62,500	1.708 sec 0.9536

Part B: 500 kHz w/ .4 second goal using up mode
Find a suitable TACR0 and ID

$$500,000 \cdot \frac{.4}{1 \text{ sec}} =$$

Div	ID	Cycles	
11	0	200,000	
12	1	100,000	
14	2	50,000	✓
18	3	25,000	✓

TACR0 = 50,000 or 25,000

ID = 2, 3

Question 2:

part A ACLK configured to 8kHz (8192hz)
Find timer periods

Div	ID	Period	
11	0	8192	0.125
12	1	4096	0.0625
14	2	2048	0.03125
18	3	1024	0.015625

Part B: 6,000,000 hz, can we configure a delay of 0.5 seconds? Show analysis

$$6,000,000 \text{ hz} \times \frac{0.5}{1 \text{ sec}} = 3,000,000$$

Div	ID	Period
11	0	3,000,000 x
12	1	1,500,000 x
14	2	750,000 x
18	3	375,000 x

Because the ^{cycle} period is greater than the maximum 64kHz limit, ~~for even~~ it's not possible to use 6,000,000 hz @ 0.5 seconds

Question 3

- a. FRAM Size : ~~128B~~ 128 KB
- b. SRAM Size : 2 KB
- c. TIMER - A modules w/ 3 channels?
0, 1 or 2 ((from notes)) 3 from data sheet
- d. TIMER - A modules w/ 5 channels
0 to 4 (From notes) 2 from data sheet
- e. eUSCI modules?
4
- f. V_{CC} absolute max ratings
4.1V
- g. V_{CC} recommended?
1.8V - 3.6V
- h. It is not acceptable because it starts running at that temp can cause rapid degradation of components. We should use the recommended settings.

Question 4.

a. Current and freq of VLO

100mA max	min freq	6 kHz
(1ano)	typical freq	9.4 kHz
	max freq	14 kHz

b. Current and freq of Modose

25 μ A	min	4.0 MHz
	typical	4.8 MHz
	max	5.4 MHz

c. Typical resistor Value + min/max

min	20 k Ω
typical	35 k Ω
max	50 k Ω

d. Max current and power @ 2.2 and 3.0 V

Max 100mA (between 100mA) @ 2.2V

is 220mW power and Vcc Volts

Max 100mA (100mA) @ 3.0V

300mW power Vcc max Volts

e. A0 higher priority

~~0x0FF8~~, A0

~~0x0FF~~

0x0FFE8 A0

0x0FFDE A1

f. Timer 0_A

g. base off (PIPR)

0200 04

~~04~~

0200

04

0x0204


0000 0010 0000 0000

1000 0000 0000 0100

0000 0010 0000 0100

Question 5

- a. Channel 1 and 2, who clears interrupt
Users responsible, Software clears interrupt
- b. Channel 0
hardware clears flag interrupt
- c. PC is pushed on stack when the first interrupt occurs then is restored from stack after the ISR



- d. At interrupt, we push SR on stack and change to zero. After ISR, it is restored. Turns CPU back on. 6 cycles
- e. Not preemptable because it processes the interrupt at the end
- f. Interrupt priority is determined by position in the Vector table. The higher it is, the sooner it triggers
- g. SRI or System reset is the highest priority Vector. Located at the top of the vector table (0FFF). It turns ~~the~~ many systems on and off including timers, MPU seg faults, FRAM bit detection.
- h. @ active low button the resistor should be pulled down.

@ active ~~trigger~~ high, the resistor should remain up.

