

Question 1

- a. Pins 1.1 RxD PISEL1 |= BIT1;
1.2 TxD PISEL2 |= BIT2;

P 4.4
4.5

PISEL |= (BIT1 | BIT2);
PISEL2 |= (BIT1 | BIT2);

- b. Oversampling is during a transmission rate for UART, the current baud rate would have a secondary signal that would read 16x more than the baud rate as long as both systems can handle the frequency, Rx faster than TX.

Ex. baud rate = 9600 Hz

$$\text{oversamp} = 16 \cdot 9600 = 153600 \text{ Hz}$$

- c. Yes where $\text{SMCLK} = 1,048,000 \text{ Hz}$ (1.048 MHz)
if $9600 \cdot 16 \leq 1,048,000 \text{ Hz}$ then oversampling is possible

$$9600 \cdot 16 = 153600 \text{ Hz} < 1,048,000 \text{ Hz} \checkmark$$

Oversampling Possible

- d. No where $\text{ACLK} = 32768 \text{ Hz}$ (32 kHz)
if $9600 \cdot 16 < 32768 \text{ Hz}$ then oversampling is possible

$$153600 \text{ Hz} > 32768 \text{ Hz} \text{ X}$$

Oversampling not possible

- e. Dividers and modulators are based by Clock frequency over our selected baud rate or oversampling.

ex. $\text{SMCLK} @ 1,048,000 \text{ Hz}$ w/ 9600 baud w/ oversampling


$$\frac{1,048,000 \text{ Hz}}{(16 \cdot 9600)} = \frac{6.82}{\downarrow} \downarrow \text{modulator}$$

divide

We look @ the family user guide to determine the values for the registers $\text{UCBR} = \text{Divider}$, $\text{UCRS} = \text{Modulator}$

Question 2.

A) 9600 baud, 8 bit data, no parity, LSB first,
one stop bit, no flow control
 $U\text{CACTLW} = 0$



C)

SMCLK	1MHz calibrated	$U\text{CA1CTLW0}$
Baud	38,400 baud	$U\text{CPEN}$
Data size	7 bit	$U\text{CPAR}$
First bit	MSB	$U\text{CMSB}$
Parity	even	$U\text{C7BIT}$
Stub	2 bit	$U\text{CSPB}$
Stop	none	$U\text{COS16}$

$U\text{CSSEL} = 3$

$U\text{CA1BRW} = 1$

$U\text{CA1MCTLW}$

$U\text{CBRF} = 10$

$U\text{COS16}$

$U\text{CBRS} = 0x0$

Initialize UART()

$U\text{CA1CTLW0} = U\text{CPAR} | U\text{CPEN} | U\text{CMSB} | U\text{C7BIT} |$
 $U\text{CSPB} | U\text{CA1MCTLW} | U\text{CSSEL} = 3;$

$U\text{CA1MCTLW} \&= \sim U\text{CBRS3}; // U\text{CBRS} = 0x0$

$U\text{CA1BRW} = 1;$

$U\text{CA1MCTLW} = U\text{CBRF3} | U\text{CBRF1} | U\text{COS16};$

$U\text{CA1MCTLW} =$


D) If the configuration doesn't match, the data will appear as garbage.

Question 3

- a. allows multiple devices on a single bus with a data and clock wire. It is easily expandable. Each peripheral is assigned an address.


Data line SDA

Clock line SCL



half duplex (Bidirectional)

- b. configuration is either single or multimaster, has bidirectional line - reading between 7-10 bits from the device. By default they read on high (pull up). Reads a zero if pulled down.



As the SCL is positive, @ 50%, the SDA is pulled down to zero

As the SCL is positive, @ 50%, the SDA is pulled up to 1


These signals are unique because @ Stop the master clk send a NACK (Not Acknowledge) to signify end transmission. @ Start, it sends ACK (Acknowledge) to signify transmission start.

- D. Yes. It requires clock synchronization so it collides harmoniously to create a single signal. (Bus Result and clock) And Arbitration to decide which data can proceed through the logic.

* flipped part 2 / F


Part F.
~~part~~

1010
~~start~~ + start + stop



part E.

0101 + start stop



part g.

The ~~light~~ sensor is configured by first directing the pins to the correct I2C selection by looking at the users guide. After configuring, ~~we read~~ if we want to read a value on a sensor, we first must access the address of the device located on the schematic, then read from the register @ the devices address. For example, each device will have an address, and within that address are a multitude of addresses within it containing registers. After determining the register from device address, we can either write or read the address by ~~as~~ referencing data to or from it respectively.

reads
Question 4, I2C from 0x22 → data = 0x1234 (MSB)

a. Start / 0x22, R / ack / 0x12 / ack / 0xAB / nack / stop

b. Writes 0x5678 to I2C 0x33

Start / 0x33, W / ack / 0x56 / ack / 0x78 / ack / stop

c. reads from reg 0xCD on I2C 0xEF
 0x6789 read.



Start / 0xEF, W / ack / 0xCD / ack / Start / 0xCD, R / ...
 ... / ack / ~~data~~ / ack / 0x89 / Nack / stop
 0x67

d. writes to 0x12 @ I2C 0x34 Data 0xABCD


Start / 0x34, W / ack / 0x12 / ack / 0xAB / ack / 0xCD / ack / stop

Question 5

SPI a)
2 devices
individual



c.



3 wire is different
because it uses a bidirectional
wire to transfer data.

CS to ground is
3-Pin

Question 6

ADC CLK [10-20] Hz

SHT = 3 seconds

10, 40, 80, 110, ...

Part a) 10-20 Hz using highest frequency for analysis

$$3 \text{ seconds} \cdot 20 = 60 \text{ cycles}$$

$$\text{or } 3 \text{ seconds} \cdot 10 = 30 \text{ cycles}$$

Depending on implementation we could use 80 cycles for a faster reading @ 20 Hz w/ 60 cycles or 40 cycles for less power consumption @ 10 Hz w/ 30 cycles.

80 cycles


Part B) Total time = SHT + Conversion

@ 20 Hz $T_{min} = \frac{80 + 20}{20 \text{ Hz}} = 5 \text{ seconds}$

@ 10 Hz $T_{max} = \frac{40 + 20}{10 \text{ Hz}} = 6 \text{ seconds}$

Question 7 (2 ways)

$3/8 VR$



$$V_{in} = \frac{3.5}{8} VR = \frac{0.875}{2} VR$$

$$\text{Bits } 0 \ 1 \ 1 = \frac{1.75}{4} VR$$


$\frac{3.5}{8} < \frac{4}{8}$ therefore 0 | 2nd way

Bits 0 1 1

$\frac{3.5}{8} > \frac{2}{8}$ therefore 1


$$\frac{1}{2} > \frac{0.875}{2}$$

$\frac{3.5}{8} > \frac{3}{8} VR$ therefore 1



Question 8

a. The software stack provides services to the layer above and utilizes the services from below.



The driver uses this info to pass through to the graphic library to create the images to be displayed. Finally the application uses this to produce the required images.

b. Driver

low level interaction → Display

pulse on reset to start/shut display → Display

Translates color → Display

Sends command data → Display (mcu specific)

Pixel resolution ← to Graphic library

Touch position ← to Graphic library

Provides Draw pixel function → Graphic library

Resolution, color, features and command data is command specific

c. Uses draw function from driver.


Creates shapes to be used in application

Is Display agnostic.

Can be used w/ any driver/display

d. A graphics Context is an area on a display where different graphic objects can be implemented. It can contain many objects of graphics. The logical display.

e. The clipping Region is an area within the graphic context where images can be displayed. For example, you can define an image with the context but if it is not in the Clipping region, it won't be displayed.



Question 9.

a. ~~Operating System level~~
Register level

b. int get_available_timer_channel();

```
int get_available_timer_channel() {  
    IF (TAOCCTL0 & CCIE) == 0 {  
        TAOCCTL0 |= CCIE;  
        TAOCCTL0 &= ~CCIFG; return 0;  
    } else if (TAOCCTL1 & CCIE) == 0 {  
        TAOCCTL1 & CCIE  
        TAOCCTL1 & CCIE  
        TAOCCTL1 |= CCIE;  
        TAOCCTL1 &= ~CCIFG;  
        return 1;  
    } else if (TAOCCTL2 & CCIE) == 0 {  
        TAOCCTL2 |= CCIE;  
        TAOCCTL2 &= ~CCIFG;  
        return 2;  
    } else  
        return -1;  
}
```


Question 10

Data:

address : 100

7 6 5 4 3 2 1 0

2009

2060

part a) read bit 4 of data into temp

```
#define bit0 0x2000
```

```
#define bit1 0x2001
```

```
#define bit2 0x2002
```

```
#define bit3 0x2003
```

```
#define bit4 0x2004
```

```
#define bit5 0x2005
```

```
#define bit6 0x2006
```

```
#define bit7 0x2007
```

```
#define
```

```
unsigned int temp = 0;
```

```
*ptr[] = {&bit0, &bit1, &bit2, &bit3, &bit4, &bit5,  
           &bit6, &bit7};
```

```
temp = *ptr[4]; // part A
```

part b)

```
*ptr[5] =
```

```
*ptr[5] = new Data;
```

part c)

```
int n = 0;
```

```
int count = 0;
```

```
while (n < 7) {
```

```
    if (*ptr[n] != 0) {  
        count++;
```

```
    }
```

```
    n++;
```

```
}
```