

EEL4742C: Embedded Systems

Homework 1

Part a) A memory is byte addressable and has a 17-bit address. All the addresses are valid. What is the total size of the memory

$$2^7 \cdot 2^{10}$$

$$128 \cdot 1024 = \underline{131,072 \text{ bytes or } 128 \text{ kb}}$$

Part b) A memory is byte addressable and has a total size of 18432 bytes (18kb). What is the smallest address size that can be used for this memory?

$$18 \cdot 1024 = 18432$$


↓

$$\times 2^4 \text{ or } 2^5 \cdot 2^{10} = \underline{2^{15}} = \underline{15 \text{ bit address}}$$

$\times 16$

$$32 \cdot 1024 =$$


2. Part A) Depending on the architecture, a single byte variable (8 bit) can store in each consecutive spot in a byte addressable configuration. In a 2 byte accessible, then only multiples of 2.




Part b)

unsigned char x 8bit
short int f 16bit
unsigned char y
short int g
unsigned char z

A 16 bit requires
2 8 bit memory slots
filling a 2 byte addressable
configuration



Part c) Any order



3. Part A; explain the endians

Little endian is when an address in hexadecimal is arranged where the most significant byte is placed in the highest address.

Big endian is when the address in hexadecimal is arranged where the most significant byte is placed in the lowest address

Part B; 0x12EF

Big	12	EF
address	500	501
Little	EF	12

Part C; MSP430?

Little endian

4. A) Flash code space 0x4000 to 0BFF

0x0400

$0000 \text{ } 0000 \text{ } 0000 \text{ } 0000 \rightarrow 1024 \text{ bytes}$
 $256 + 240 + 15 \rightarrow 3071 \text{ bytes}$
 $0000 \text{ } 1011 \text{ } 1111 \text{ } 1111 \rightarrow 3071 \text{ bytes}$

3071

3071

- 1024

2047 + 1 = 2048 bytes

$2^1 \cdot 2^{10} \text{ bytes}$
 2^{11} bytes

B) Vector table (address)

16 bit ranging 0xFFC0 to 0xFFFF

3 bytes
64 bits free

$1100 \text{ } 0000$
 $1024 + 15$

65535

- 63

65472 = 0xFFC0

$16 \overline{) 32}$
 $16 \overline{) 512}$
 32
 32
 32
 32
 32

32 Vectors at 16 bits
a piece

5. Clock technologies

	Crystal	VS	RC
Startup speed	Slow startup speed		Fast start up speed ($< 1\text{ms}$)
Accuracy	Very accurate $\sim 3\text{ }\mu\text{s/month}$		Not very accurate
Stability	Stable but high power consumption		Unstable ex. 12kHz has variation between 4kHz and 20kHz low power consumption
Price	expensive		Cheap

6 part A) embedded cpg extensions in C? why
Unique requirement that C-standard does
not have. Extension are like additions
to the language that are used by the
MCU.

Part B) Because the ~~code~~ extensions are not
C-standard, the extensions cause low
for portability between programs.

Part C) Intrinsic Functions are functions that
cannot be expressed in C.

Part D). We use the intrinsic functions
- enable/_disable_interrupts()
because E cannot access
the registers. Only assembly
code can.

Question 7

Part A) bits in int in C

Using `sizeof(int)` in my own PC,
int is 4 bytes or 32 bits, but
~~the~~ it can be 2 bytes or 16 bits
as well (short int)

Part B) Because of the example I gave,
Embedded uses its own propriety
definition so it is completely understood
how many bits the data type for
the purpose of correctly marshalling
and assigning bits to functioning.

Part C) Using an unsigned int 8 or 16
bit would not work to increase
the delay to 90000 because
16 bit only has a limitation
of up to 65536. This
is calculated by taking the number
of bits and using it as a power
for 2 (2^x , where $x=16$)
To create the delay, you need
to ~~for the~~ in loop the initial
for loop twice $(for(i=0; i<2; i++))$
 $for(j=0; j<4500; j++)$

Part D) The compiler's optimization option ignores
the code because the loop is empty.
To fix this, we have to set
the compiler's optimization to 0.

Question 8

Part A)

// Set bit 6

#define BIT5 BIT5

int main() {

uint_8t data = 0x00;

data |= BIT5; // OR to set the Data bit 5

// Clear bit 6

~~data =~~

data &= BIT5;

// Invert bit 6

data ^= BIT5;

}

PART B)

// Set bits 4 and 5

#define ~~BIT5~~ BIT4 BIT4 BIT4 // 5th bit

#define BIT3 BIT3 // 4th bit

int main() {

uint_8t data = 0x00;

data |= (BIT3 | BIT4); // 0000 0000 Data

// 0001 1000 BIT 3/4

// 0001 1000 Data |=

// Clear bits 4 and 5

data &= ~(BIT3 | BIT4); // Deorgans ~ BIT4 & BIT3

// Invert bits 4 and 5

data ^= (BIT3 | BIT4);

// Set bit 4 clear bit 5

data |= BIT3;

data &= BIT4;

Part c)

// Check 2 is 1

#define BIT0 BIT0

#define BIT1 BIT1

#define BIT2 BIT2

#define BIT3 BIT3

int main() {

uint8_t data = 0x00;

if ((data & BIT1) == BIT0);

// check 2 is 0

if ((data & BIT1) == 0);

// Check if 3, 4 are 1, 1

if ((data & (BIT2 | BIT3)) == (BIT2 | BIT3));

// Check 3 is 0, 4 is 1

if ((data & (BIT2 | BIT3)) == BIT3);

// Check if bits 3, 4 are 00

if ((data & (BIT2 | BIT3)) == 0);

~~// Check if CLK = 0 2 4 6~~

~~if ((~~

Question 9

SLP-2 CLK-6

PART A: CTL = ~~SLP-1~~ | ~~CLK-5~~ | CAP-1 | IE;

PART B: CTL val and mask

CTL ~~DATA~~ = 0000 0000

SLP-2 | 1000 0000

OR

CLK-6 | 0011 0000

CAP-1 | 0000 0010

IE, 0000 0001

1011 0011 = CTL

PART C: SLP to 1, SLP Unknown

CTL = ?? 1 0011

CODE:

AND 0011 1111

0011 0011

SRL 0110 0000

OR 0111 0011

~~CTL &= SLP-3;~~

CTL &= ~SLP-3;

CTL |= SLP-1;

PART D: CLK to 5, CLK unknown

CTL &= ~CLK-7 Check/reset

CTL |= CLK-5 set

Part E: if checks is SLP=1

if (CTL =

if ((CTL & SLP-3) == SLP-1)

PART F: if CLK is 5

if ((CTL & CLK-7) == CLK-5)

Part G: if CLK is 2460

~~if ((CTL & (CLK-6)) != CLK-7)~~

111 001 110

110 110 100

110 001

if ((CTL & (CLK-6)) != CLK-1)

if ((CTL & (CLK-6)) != CLK-1)