Brodric Young ECEN 340 Midterm Lab

Module Code:

```
clock gen.v
C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-
 Q \mid \square \mid \land \mid \Rightarrow \mid X \mid \square \mid \square \mid X \mid // \mid \square \mid Q
                                                                                                                                                      Ф
        `timescale lns / lps
       // module to divide the clock
 4 module clock_gen(
           input clk, // 100MHz
           output clkd // 1.49Hz
9
10
11
           // 26-bit counter
11 reg [2 12 reg te 13 14  always 15  if 16 18  always 23  be 24  be 29  assign 31  endmodule 32  i
            reg [25:0] counter;
            reg temp;
            always \emptyset (posedge clk or posedge rst) begin
               if (rst)
                      counter <= 26'b0; // Reset the counter
                      counter <= counter + 1'b1; // Increment the counter
             // Output the counter value
            always @ (posedge clk or posedge rst)
                begin
                     if(rst)
                          temp <= 1'b0;
                           temp <= counter [17]; // 1.49Hz
                end
           assign clkd = temp;
32 |
```

Figure 1: clock_gen module

```
C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter/midter-exam-gray-counter/midter-exam-gray-counter/midter-exam-gray-counter/midter-exam-gray-counter/midter-exam-gray-counter/midter-exam-gray-counter-exam-gray-counter-exam-gray-counter-exam-gray-counter-exam-gray-counter-exam-gray-counter-exam-gray-counter-exam-gray-counter-exam-gray-counter-exam-gray-counter-exam-gray-counter-exam-gray-counter-exam-gray-counter-exam-gray-counter-exam-gray-counter-ex
 Q | 🛗 | ← | → | ¾ | 🛅 | 🛅 | 🗙 | // | 🞟 | ♀
                                       `timescale lns / lps
  3 🖨
                                    module gray_counter(
                                                input clk,
                                                  output [2:0] led
                                                  wire [2:0] next state;
10
11
12
                                                  reg [2:0] current_state;
13
14
15
16
17 🖵
18 🖃
19
                                                  assign next_state[2] = (-current_state[1] & current_state[0]) | (current_state[1] & -current_state[0]);
assign next_state[1] = (-current_state[2] & current_state[1]) | (current_state[2] & current_state[0]);
                                                  assign next_state[0] = (~current_state[2] & ~current_state[1]) | (current_state[2] & current_state[0]);
                                                  always @(posedge clk or posedge rst) begin
                                                                            current state <= 3'b000; // if reset button is pushed, set current state to 000
21 🖯
22
                                                                      else begin
                                                                               current state <= next state; // if not reset, set current state to the next state
23 🗇
24 🖨
25
                                                  end
26
27
28 <del>|</del>
29
30
                                                  assign led = current_state;
```

Figure 2: gray_counter module

```
| Color | Colo
```

Figure 3: gray_counter_top module

```
gray_counter_top_tb.v
 attal_systems-verilog/ecen340/midterm-exam-gray-counter/midterm-exam-gray-counter/midterm-exam-gray-counter.srcs/sim_1/new/gray_counter_top_tb.v
 Q | 🕍 | ♠ | ≫ | ¾ | 🖺 | 🛍 | 🗙 | // | 🞟 | ♀ |
                                                                                                                        Ф
          `timescale lns / lps
 3 (¬
4
         module gray_counter_top_tb();
              reg clkd;
              wire clkd;
             reg btnC;
wire [2:0] led;
gray_counter_top U3 (
                  .btnC(btnC),
             initial clkd = 0;
             always #5 clkd = ~clkd; // 100MHz
                  $monitor("At time %t, btnC = %b, led = %b", $time, btnC, led);
                 $monitor("At time %t, btnC = %b, led = %b", $time, btnC, led);
                  $monitor("At time %t, btnC = %b, led = %b", $time, btnC, led);
                  $monitor("At time %t, btnC = %b, led = %b", $time, btnC, led);
                  $monitor("At time %t, btnC = %b, led = %b", $time, btnC, led);
                  $monitor("At time %t, btnC = %b, led = %b", $time, btnC, led);
              initial #10000 $finish;
```

Figure 4: test bench module

Intitled 49																																			_	0 J >
Q 💾 🗎	i e 20	× +	H	i Þi	I I d	1 2	1	F F		г -	Γ >	< I	H.																							
		0.000 r	as																																	
Name	Value	0.000	ns.	50	.000	ns	10	0.000	ns	150	.000	ns	200	.000	ns	250.	000 n	300.00	10 ns	350.	000 n	s .	400.00	ns	450.1	000 ns	. 5	00.000	ns	550.	000 ns	۱	00.000	ns	650.0	00 ns
-	0							П	П						П	П				П							П		П							
₩ btnC	1									\perp																	_									
> W led[2:0]	000	000	00	1 (1	01	χ	00	001	101	X 11	1 (0.	$\overline{1}$	010	110	100	X 000	X 00	000	001	X 101	X 11	1 (01	1 01	110	100	000	X 001	101	X 111	011	X 010	X 110	100	000	001	(101)
																1														1					1	

Figure 5: test bench simulation

Functionality:

In the end the gray counter functioned 100% correctly. It took some time and effort to fix all the bugs in my code but it eventually functioned properly. I tested it in the simulation and also verified the functionality on the Basys3 board to make sure it was correct.

Simpler/alternative Method:

Another method of implementing this gray counter could have been by using a case statement for the next state forming logic. This behavioral style would be simpler than the data flow way of using the ands, nots, and ors it took to implement the next state forming logic from boolean equations.