

ECEN 240 - Lab 10 – Counters

Name: Brodric Young

Purposes:

1. Become familiar with applications involving flip flops.
2. Be able to implement synchronous counters.
3. Use digital simulation software to design and simulate a sequential logic circuit.
4. Learn about, and use, asynchronous control inputs on flip flops.

Procedure:

In this lab you will implement three different globally synchronous counters:

- A 3-bit **Up-Counter**
- A 3-bit **Ring Counter** with a “reset” signal
- A 2-bit **Gray Code Counter** with an “Inc” input

There will be a 3-part quiz--one part for each counter. The quiz parts are intended to be taken before you actually build the counter so that you can verify that your design equations are correct.

Up-Counter Design

The counter design will begin with a transition table for the Input Forming Logic (IFL). Fill out the required next state values in the transition table for a 3-bit globally synchronous **up-counter** (remember that globally synchronous means that the clock inputs of all the FFs are connected to the same clock signal):

Current State				Next State		
Q2	Q1	Q0		N2	N1	N0
0	0	0		0	0	1
0	0	1		0	1	0
0	1	0		0	1	1
0	1	1		1	0	0
1	0	0		1	0	1
1	0	1		1	1	0
1	1	0		1	1	1
1	1	1		0	0	0

Up-Counter Input Forming Logic (IFL) K-Maps

Fill out the up-counter K-Maps for the next-state variables, N2, N1, and N0 and loop the prime implicants (using colors or shading):

		Q2	
Q1	Q0	0	1
	00	0	1
	01	0	1
	11	1	0
	10	0	1

Kmap for N2

		Q2	
Q1	Q0	0	1
	00	0	0
	01	1	1
	11	0	0
	10	1	1

Kmap for N1

		Q2	
Q1	Q0	0	1
	00	1	1
	01	0	0
	11	0	0
	10	1	1

Kmap for N0

Write the minimized Boolean equations for the next state signals, N2, N1, and N0:

$$N2 = Q2Q1' + Q2'Q1Q0 + Q2Q0'$$

$$N1 = Q1'Q0 + Q1Q0'$$

$$N0 = Q0'$$

To verify your design is correct:

*** Take the First part of Lab 10 Quiz 1 ***
(This is a 3-part quiz and the first part is worth 7 points)

Build the Up-Counter Input Forming Logic (IFL) Subcircuit

Download the “Up_Counter.circ” template from the module for Lab 10 and open this file in Logisim Evolution. Open the subcircuit for the IFL (left menu) and implement the IFL design. The inputs are $Q2$, $Q1$, and $Q0$. The outputs are $N2$, $N1$, and $N0$.

Use the *Up_Counter_test.txt* test vector file to verify your IFL is working correctly.

Paste a snapshot of your IFL test results in the submission box below:

▶ File Edit Project Simulate FPGA Window Test V... — □ ×

Passed: 8 Failed: 0

Status	Q2	Q1	Q0	N2	N1	N0
pass	0	0	0	0	0	1
pass	0	0	1	0	1	0
pass	0	1	0	0	1	1
pass	0	1	1	1	0	0
pass	1	0	0	1	0	1
pass	1	0	1	1	1	0
pass	1	1	0	1	1	1
pass	1	1	1	0	0	0

Load Vector

Run

Stop

Reset


Close Window

Test Vector Results for the Up-Counter IFL (5 points)

Paste a snapshot of your IFL circuit diagram (**including your name**) in the submission box below:

This input forming logic only contains AND, OR, and NOT gates

Brodrick Young



Logisim Evolution Circuit Diagram of Up-Counter IFL (5 points)


Completing the Up-Counter

The counter will not “count” without the flip flops:


- Open the “main” circuit and connect the IFL next-state signals (N2, N1, and N0) to the flip flops.
- Wire the rest of the counter.
 - The “clk” signal should be connected to the flip flops.
 - The flip flop outputs should be connected to the output ports
 - The flip flop outputs should also be connected to the input of the input forming logic (IFL).
- Manually test the up-counter (The Logisim clock input is controlled with the “Tick once,” “Ticks Enabled” and “Tick Frequency” items found under the “Simulate” menu).
- Simulate the counter using the *Logisim* “Timing Diagram” tool as you did in Lab 8. Here are a couple of reminders:
 - Place an extra clock symbol from the “wiring” menu, and label it “sysclk”, but don’t connect it to anything (sysclk won’t appear in the final timing diagram).
 - Open the “Timing Diagram” window and select the signals you want to display (move them to the right window). You will want both clocks and all three

output signals.

- Click on the clock symbol at the top of the “Timing Diagram” for each ½ clock cycle you wish to simulate (simulate one complete counting sequence):




Paste your “Timing Diagram” simulation of the completed up-counter in the box below:



Timing Diagram of the Up-Counter Circuit (5 points)

Paste a snapshot of your complete circuit diagram (**including your name**) in the submission box below:

Brodrick Young



Logisim Evolution Complete Circuit Diagram of Up-Counter (5 points)

Ring Counter Design

In this 3-bit synchronous ring counter there will be a reset signal to reset the counter to the '001' state using the set and reset inputs on the D flip flops (the reset signal will connect to the "set" pin of one of the flip flops, and to the "reset" pin of two of the flip flops to initialize to "001").

A ring counter has one bit that is "true" or "asserted" at a time. Count Sequence: 1 -> 2 -> 4 -> 1 -> 2 -> ...

Fill out the expected next state values in the transition table for a 3-bit ring counter. Use "don't cares" for unused states: xxx

Current State				Next State		
Q2	Q1	Q0		N2	N1	N0
0	0	0		X	X	X
0	0	1		0	1	0
0	1	0		1	0	0
0	1	1		X	X	X
1	0	0		0	0	1
1	0	1		X	X	X
1	1	0		X	X	X
1	1	1		X	X	X

Ring Counter IFL K-Maps

Fill out the ring-counter K-Maps for the next-state variables, N2, N1, and N0 and loop the prime implicants (using colors or shading):

		Q2	
Q1	Q0	0	1
	00	X	0
	01	0	X
	11	X	X
	10	1	X

Kmap for N2

		Q2	
Q1	Q0	0	1
	00	X	0
	01	1	X
	11	X	X
	10	0	X

Kmap for N1

		Q2	
Q1	Q0	0	1
	00	X	1
	01	0	X
	11	X	X
	10	0	X

Kmap for N0

Write the minimized Boolean equations for the next state signals, N2, N1, and N0:

$$N2 = Q1$$

$$N1 = Q0$$

$$N0 = Q2$$

What do you notice about the minimized Boolean equations? Will you need any logic gates to implement this design? Can you anticipate what would happen if you do not use a reset signal to set the initial count to “001”?

To verify your design is correct:

*** Take the Second part of Lab 10 Quiz 1 ***
(This is a 3-part quiz and the second part is worth 7 points)

Build the Ring-Counter


Download the “Ring_Counter.circ” file template from the Lab 10 module. Since your design does not require any logic gates for the input forming logic, you will not need a subcircuit for the IFL. Your entire design can be completed with 3 flip flops (but don’t forget the reset signal)!

To build the complete counter:

- Connect the flip flops to each other.
- Connect the clock to the flip flops
- Connect the “reset” input pin to the appropriate “set” and “reset” signals.
- Connect the flip flop outputs to the Q2, Q1, and Q0 pins
- Manually test the ring counter as you did with the Up-Counter.
- Simulate the counter using the *Logisim* “Timing Diagram” tool as you did in the Up-Counter (remember the “sysclk” pin).

You will not need a test vector file to verify that your circuit is functional, but after you have verified that your ring counter is counting correctly, run the “Timing Diagram” simulation.


Paste your “Timing Diagram” simulation of the completed ring counter in the box below:



Timing Diagram of the Ring Counter Circuit (6 points)

Paste a snapshot of your circuit diagram (**including your name**) in the submission box below:

Brodrick Young



Logisim Evolution Circuit Diagram of the Ring Counter (6 points)

Gray Code Counter Design

Design a 2-bit synchronous counter that has an increment (Inc) input, with the count sequence given below, using D flip flops. Use AND, OR and NOT gates for the IFL.

Count Sequence: 0 -> 1 -> 3 -> 2 -> 0 -> ...

Note: This is a Gray code. It has the advantage of being "glitch-proof" (it never, even briefly, goes to the wrong state).

Fill out the required next state values in the transition table for the Gray Code Counter:

Current State			Next State	
Inc	Q1	Q0	N1	N0
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
0	1	1	1	1
1	0	0	0	1
1	0	1	1	1
1	1	0	0	0
1	1	1	1	0

Gray Code Counter IFL K-Maps

Fill out the Gray code counter K-Maps for the next-state variables N1 and N0 and loop the prime implicants (using colors or shading):

Q1 Q0 \ Inc		0	1
		0	1
00	00	0	0
01	01	0	1
11	11	1	1
10	10	1	0

Kmap for N1

Q1 Q0 \ Inc		0	1
		0	1
00	00	0	1
01	01	1	1
11	11	1	0
10	10	0	0

Kmap for N0

Write the minimized Boolean equations for the next state signals N1 and N0:

$$N1 = \text{Inc}'Q1 + \text{Inc}Q0$$

$$N0 = \text{Inc}Q1' + \text{Inc}'Q0$$


To verify your design is correct:

*** Take the Third part of Lab 10 Quiz 1 ***
(This third part is worth 6 points)

Build the Gray Code Counter Input Forming Logic (IFL) Subcircuit

- Download the “Gray_Counter.circ” file from the Lab 10 module and open it in Logisim Evolution.
- Open the IFL subcircuit. The inputs are *Inc*, *Q1*, and *Q0*. The outputs are *N1* and *N0*.
- Build the IFL subcircuit using AND, OR, NOT or NOR gates.
- Use the *Gray_Counter_test.txt* test vector file to verify your IFL is working correctly.

Paste a snapshot of your test results of the Gray Code IFL in the submission box below:



Passed: 8 Failed: 0

Status	Inc	Q1	Q0	N1	N0
pass	0	0	0	0	0
pass	0	0	1	0	1
pass	0	1	0	1	0
pass	0	1	1	1	1
pass	1	0	0	0	1
pass	1	0	1	1	1
pass	1	1	0	0	0
pass	1	1	1	1	0


Load Vector Run Stop Reset Close Window

Test Vector Results of Gray Code Counter IFL Subcircuit (5 points)

Paste a snapshot of your IFL circuit diagram (**including your name**) in the submission box below:

This input forming logic only contains AND, OR, and NOT gates

Brodrick Young




Circuit Diagram of Cray Code Counter IFL Subcircuit (5 points)

Gray Code Counter Construction

The counter will not “count” until flip flops are connected:


- Place the subcircuit of your IFL in your “main” circuit
- Add two D flip flops from the “memory” library menu to the right of your IFL.
- Open the “main” circuit and connect the IFL to flip flops.
- Connect the clock to the flip flops
- Wire the output ports Q1 and Q0
- Manually test the up-counter (The Logisim clock input is controlled with the “Tick once,” “Ticks Enabled” and “Tick Frequency” items found under the “Simulate” menu).
- Simulate the counter using the *Logisim* “Timing Diagram” tool as you did for the previous two counters

Paste your “Timing Diagram” simulation of the completed Gray Code Counter in the box below (you will need “Inc” to be set to “1” for this simulation to work):



Timing Diagram of the Gray Code Counter Circuit (5 points)

Paste a snapshot of your complete Gray Code Counter circuit diagram (**including your name**) in the submission box below:



Logisim Evolution Circuit Diagram of 2-bit Gray Counter with Inc (5 points)

Part 2

Design the Counters using SystemVerilog

Refer to the SystemVerilog instruction document to implement the Counters on a Basys3 board.

Paste your SystemVerilog “Counters” module code in the box below:

```
`timescale 1ns / 1ps
/////////////////////////////////////////////////////////////////
// Company:
// Engineer:
//
// Create Date: 11/21/2024 09:20:55 AM
// Design Name:
// Module Name: Counters
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
/////////////////////////////////////////////////////////////////
```

```
module Counters(
    input reset,
    input down,
    output logic [2:0] Grey_Out,
    output logic [2:0] Ring_Out,
    output logic [2:0] Up_Dn_Out,
    output [6:0] seg,
    output [3:0] an,
    output dp,
    input clk_100MHz
);

    clk_div(clk_100MHz,clk_slow,seg,an,dp);

    // Up and down//
    always_ff @(posedge clk_slow, posedge reset)
        if (reset)
            Up_Dn_Out <= 0;
        else if (down)
            Up_Dn_Out <= Up_Dn_Out - 1;
        else
            Up_Dn_Out <= Up_Dn_Out + 1;
```

```

// ring//
logic [2:0] Next_Qq;

always_ff @(posedge clk_slow, posedge reset)
    if (reset)
        Ring_Out <= 3'b001;
    else
        Ring_Out <= Next_Qq;

always_comb
    Next_Qq = {Ring_Out[1:0], Ring_Out[2]};


//grey code//
logic [2:0] Next_Q;

always_ff @(posedge clk_slow)
    if (reset)
        Grey_Out <= 3'b111;
    else
        Grey_Out <= Next_Q;

always_comb
    case(Grey_Out)
        3'h0: Next_Q = 3'h1;
        3'h1: Next_Q = 3'h3;
        3'h2: Next_Q = 3'h6;
        3'h3: Next_Q = 3'h2;
        3'h4: Next_Q = 3'h0;
        3'h5: Next_Q = 3'h4;
        3'h6: Next_Q = 3'h7;
        3'h7: Next_Q = 3'h5;
    endcase

endmodule

```

Counters Module Code (10 points)

*****Pass Off the “Counters” circuit Implementation Using Lab10 Quiz 2*****
 (Worth 10 points)

Conclusions Statement

Write a brief conclusions statement that discusses the original purposes of the lab found at the beginning of this lab document:

- What kinds of applications require flip flops?
- What are the key components of a synchronous counters?
- How can digital simulation software aid in designing and verifying sequential logic circuits?
- In what way are asynchronous set and reset signals useful in implementing synchronous, flip flop-based circuits.

Please use complete sentences and correct grammar to express your thoughts:

(The conclusions box will expand as you write)

In this lab, we worked with flipflops and using them to make different counters. Many applications require flipflops, basically if you ever want to store the value of a bit. In our counters, there were two different types called synchronous and asynchronous. Synchronous counters have a clock and the outputs are not directly affected by the inputs, they depend on the clock to change. Asynchronous is when the outputs can be directly affected by inputs, not depending on the clock. This can be done using inputs such as set and reset to change the outputs. This can be helpful to start a counter where you want and to deal with whatever state it happens to power up in. We designed and simulated each of our counters in Logisim which helped us to verify that the counters actually worked as expected rather than trying to work through it by hand. After this we implemented it in SystemVerilog and saw that our counters worked as expected.

Conclusions Statement (10 points)

Congratulations, you have completed the lab!

You may now submit this document.