# **Lab 1: Logic Fundamentals**

**Author: Brodric Young** 

Date: 1/9/25

Class: ECEN 340

## Purpose:

- 1. To experience the construction of NAND and NOR gates at a transistor level.
- 2. To use signal generators and oscilloscopes to make timing measurements.

#### **Procedure:**

Part 1 – Use discrete NMOS and PMOS gates to build and test a NAND gate and a NOR gate.




Figure B.13 CMOS realization of a NAND gate.





Figure B.14 CMOS realization of a NOR gate.




#### Notes on transistors:

- 1) The PMOS transistors are part number TP2104. This part number is cut into the face of the transistor by laser but is hard to read. To help identify the PMOS transistors, the top has been painted red.
- 2) The NMOS transistors are part number VN2106.
- 3) It is critical that the source and drain be connected correctly (they are not interchangeable). The source of the PMOS transistor is always closest to the power supply, while the source of the NMOS transistor is always closest to the ground.




## NAND Truth Table Verification:

X <sub>1</sub>	<b>X</b> <sub>2</sub>	f
0	0	1
0	1	1
1	0	1
1	1	0



## NOR Truth Table Verification:


X <sub>1</sub>	<b>X</b> <sub>2</sub>	f
0	0	1
0	1	0
1	0	0
1	1	0




Part 2 – Measure the output rise time, fall time, and propagation delay of a single 74HC04 inverter.

### Equipment needed:

- Oscilloscope with 200MHz analog Band Width
- Two 10X oscilloscope probes
- BNC to BNC cable
- BNC to alligator clip cable
- Proto-board system
- 74HC04 hex inverter IC
- Signal generator to generate 1MHz square wave (0V to 5V levels)



(a) Dual-inline package




(b) Structure of 7404 chip

Figure B.21 A 7400-series chip.



Using the function generator

Connect the function generator to channel 1 of the oscilloscope using a BNC cable. Set the function generator to output a 1MHz square wave. Typically, the output will be centered around 0V. Pull out the DC offset knob so you can adjust the offset and amplitude to swing from 0V to 5V.



Using the oscilloscope


## Tips on Using the Oscilloscope

An oscilloscope probe typically divides the signal by 10. Therefore, the oscilloscope needs to be in the 10X mode to regain the attenuated signal. Some oscilloscope probes have a switch that selects between 1X and 10X. Which setting should you use?



Use the 10X setting for this measurement. The 1X setting will add about 110pF of capacitance and  $1M\Omega$  of resistance to the circuit it touches! The additional load capacitance will make the measurement look slower than it really is!

The 10X setting will add 1pF of capacitance and  $10M\Omega$  of resistance. The 10X probe has less detrimental impact on the circuit, but the oscilloscope must be set to 10X so that the measured voltages will be correct.



10X Oscilloscope probe circuit

When using a cable as an input to the oscilloscope, make sure the scope setting is set to 1X (press the yellow "Ch 1 Menu" button, then select 1X). Also, make sure the scope is set to "DC" mode, so you can appropriately adjust the signal levels to be 0V to 5V.

The position of OV on the scope grid is adjustable with the "POSITION" knobs. You can temporarily change the scope from "DC" mode to "Ground" so you will know where OV is on the grid. Move this to OV point to the desired location, then change the setting back to "DC" mode.



Sometimes the scope can't "find" the signal. This is usually a timescale, voltage scale, or trigger problem. To solve:

- Adjust the volts per division knob.
- Adjust the vertical position knob.
- Adjust the seconds per division knob.
- Select the trigger menu and make sure you are triggering on the right channel.
- Adjust the trigger level.





Figure B.48 Voltage waveforms for logic gates.

Rise and fall times are measured from 10% to 90% and 90% to 10%. Use an oscilloscope probe to measure the rise and fall times of any of the inverter outputs.

Zoom into the "edge" of the output signal by adjusting the "seconds per division" knob until you can accurately make a measurement.


Use the cursors to make an accurate measurement. When in cursor mode, use the two position knobs to adjust the cursor positions.



**Cursor Mode Settings** 

Propagation delay measurements are made from the 50% point of the input to the 50% point of the output.

The rise and fall times of the signal generator are much slower than the rise and fall times of the inverter outputs. It is more accurate if you connect all 6 inverters in series and measure the delay from the 50% point of the input of the first inverter to the 50% point of the output of the last inverter. Divide this by 6.



74HC04 Timing Measurements		
Rise time of any inverter output	5 ns	
Fall time of any inverter output	5 ns	
Prop Delay of all 6 inverters	30 ns	
Prop Delay of single inverter	5 ns	
(divide the above measurement		
by 6)		

Rise time: The time it took for the signal to rise from a low voltage at 10% to 90% Fall time: The time it took for the signal to fall from a high voltage at 90% to 10% Propagation Delay: The time it took for the signal to get through the gate at 50% to 50%

#### **Conclusion:**

In this lab, we used the power supply and transistors to get rise build our own NAND and NOR gates. We arranged and connected the transistors in such a way that worked as a NAND gate and then we also used them to construct a NOR gate. It worked great and we tested this by applying all 4 combinations of two inputs and it behaved as we would expect in the truth table for both.

Then, using the oscilloscope and function generator, we measured the rise and fall times as well as the propagation delay for a changing signal through NOT gates in a 7405 chip. We applied a square wave to through the NOT gates and used probes on the oscilloscope to get the input and output waveforms. Using the cursers we could measure what the rise and fall times were as well as propagation delay through the gates. It worked well and behaved as we would expect, were an odd number of NOT gates would invert the signal and there was a slight delay from the signal being changed through the gates.