
1. Use D-type flip-flops and combinational logic to design a synchronous Moore finite-state machine that monitors input "A" and asserts a binary output "B" if the sequence "101" is observed. For example:

If the input data is: A=010101101 The output will be: B=000101001

----- > time

a) Draw the state graph (5 points)



b) Create the next state/output table using state names (5 points)


Transition Table						
Input (d)	Current State	Next State	(found)			
0	INIT	INIT	0			
1	INIT	GOTI	0			
0	GOTI	GOTO	0			
	GOTI	GOTI	0			
0	GOTIO	FULT	0			
)	GOTIO	GOTIOI	0			
0	GOT 101	GOTIO				
	GOTIOI	GOTI	1			

c) Make state assignments and substitute numbers for names in the next state table (5 points)

Next Trunsition Table							
Input (d)	Current	Next State	Output (found)				
0	00	00	0				
	00	01	0				
0	01	10	0				
	01	01	0				
0	1.0	00	0				
1	10	11	0				
0	€ 11.	10	-1				
		01	1				


d) Determine the minimal circuit realization of the next state logic and output (5 points)

		e		equation
Q, Q0	00	01	11	10
0,00	0			0
1	0	0	0	
			1	dQ,Qo




Found K-map/boolean equation
$$Q_{0} = Q_{0} = Q_{0}$$
Found = $Q_{1}Q_{0}$


e) Draw the circuit (5 points)



f) Draw a timing diagram using the input sequence, A = 010101101. Show the input, output, next state, and current state (5 points).



2. Draw the modified State diagram of problem 1 for a Mealy-type State machine (5 points).



- 3. Write the Verilog code for the above state machine using Moore-type outputs. When writing the code, please do the following:
 - Use parameters for the state names (5 points).
 For example:
 parameter got1 = 2'b00;
 - Use a case statement to determine the next state based on the current state (5 points).
 - Place the state flip-flops in their own "always" block (5 points).
 - Use a separate case statement for the "found" signal (5 points).

```
find_101_sequence.v
  s/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_Machines/HW7_Finite_Machines/HW7_Finite_Machines/HW7_Finite_Machines/HW7_Finite_Machines/HW7_Finite_Machines/HW7_Finite_Machines/HW7_Finite_Machines/HW7_Finite_Machines/HW7_Finite_Machines/HW7_Finite_Machines/HW7_Finite_Machines/HW7_Finite_Machines/HW7_Finite_Machines/HW7_Finite_Machines/HW7_Finite_Machines/HW7_Finite_Machines/HW7_Finite_Machines/HW7_Finite_Machines/HW7_Finite_Machines/HW7_Finite_
  ٥
                     timescale lns / lps
                     // Company:
  4
                     // Engineer:
  5
                     // Create Date: 02/21/2025 09:39:22 PM
                     // Design Name:
  8
                     // Module Name: find_101_sequence_moore
  9
                     // Project Name:
 10
                     // Target Devices:
 11
                     // Tool Versions:
12
13
                     // Description:
 14
                     // Dependencies:
 15
16
17
                     1// Revision:
                     // Revision 0.01 - File Created
 18
                     // Additional Comments:
 19
20
21
22
23 (=)
24 (=)
25
26
27
28
29
30
                     // Moore state machine to assert "found" as true when a
                     // sequence of "101" occurs from input signal "data"
                     module moore_find_101_sequence(
                           input clk.
                             input data,
                             output reg found
                           );
                            // state names
 31
                            parameter INIT = 2'b00;
32
33
34
                             parameter GOT1 = 2'b01;
                             parameter GOT10 = 2'b10;
                            parameter GOT101 = 2'bl1;
 35
36
37
0
38
39
                            reg [1:0] next_state;
                            reg [1:0] state;
           0
                             initial state = INIT;
// next state forming logic
                             always @(*) begin
                                 case (state)
                                        INIT:
                                                      if(data) next state = GOT1;
                                                       else next state = INIT;
47 (P)
48 (P) (O)
49 (P) (O)
50 (P)
                                            GOT1:
                                               if(data) next_state = GOT1;
                                                       else next_state = GOT10;
                                            GOT10:
 51 🖯 🔾
                                             if(data) next_state = GOT101;
else next_state = INIT;
GOT101:
                                               if(data) next_state = GOT1;
else next_state = GOT10;
                                    next_state = INIT;
endcase
 56 👨
57 Å
58 A O
59 A O
 60 ;
// update the state to the next state at posedge of the clk
                             always @(posedge clk) begin
                                     state <= next_state;
                             end
                             // output forming logic
                             always @(*) begin
                                    case (state)
                                          INIT:
                                                     found <= 0;
                                            GOT1:
72 (A)
73 (A)
74 (A)
75 (A)
                                                     found <= 0;
                                              GOT10:
                                                    found <= 0;
                                              GOT101:
 76 🖨
77 🖯
                                                     found <= 1;
                                              default:
 78
                                                    found <= 0:
 79 🖨
                                     endcase
 80 🖨
 81 🖨
                      endmodule
 82 :
 83
                                                                                                                                                                                                                                            10:18 PM
               Q 🌣 📜 🔮
                                                                                               📫 📸
                                                                    II ...
                                                                                                                                                                    ^ ■ 🖎 🚰 🐬 🗇 <
```

Figure 1: Moore state machine Verilog code

```
find_101_sequence_tb.v
                                                                                                 ? _ D Z X
 /stems-verilog/ecen340/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines.srcs/sim_1/new/find_101_sequence_tb.v
 `timescale lns / lps
 3 // Company:
4 // Engineer:
 5 //
6 // Create Date: 02/21/2025 09:41:03 PM
7 // Design Name:
 8 // Module Name: find 101_sequence_tb
 9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12
    // Description:
13
14
     // Dependencies:
15
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19
25
26
27
28
29
30
31
32
33
        reg data;
        wire found;
        // Instantiate the Unit Under Test (UUT)
        moore_find_101_sequence uut (
           .clk(clk),
            .data(data).
           .found(found)
34
35
36
        // Clock generation: 10ns period (100MHz)
        always #5 clk = ~clk;
37
// Test sequence
        initial begin
          // Initialize signals
            clk = 0;
           data = 0;
            // Apply test cases
          $display("Starting test...");
            #10 data = 1; // Input '1'
            #10 data = 0; // Input '0'
            #10 data = 1; // Input '1' -> should detect "101"
            #10 data = 1; // Input '1'
            #10 data = 0; // Input '0'
            #10 data = 1; // Input '1' -> should detect "101" again
            #10 data = 0; // Input '0'
            #10 data = 0; // Input '0' (invalid sequence)
#10 data = 1; // Input '1'
#10 data = 0; // Input '0'
            #10 data = 1; // Input '1' -> should detect "101"
            // Finish simulation
60
            #20;
61
            $display("Test completed.");
62 $ $ 63 \( \to \) end 64 \( \to \) endmodule
            $stop;
66
 🔡 Q 🦃 🚞 🥩 🖫 🗷 ...
                                                                    ^ ■ 🌭 🚰 🖒 🤝 d× 🖆 10:22 PM 👺
```

Figure 2: Moore state machine Verilog test bench code




Figure 3: Moore state machine simulation

```
mealy_find_101_sequence.v
erilog/ecen340/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines.srcs/sources_1/new/mealy_find_101_sequence.v
Q | 🛗 | ♠ | → | 🐰 | 🛅 | 🚾 | 📉 | // | 頭 | ♀
     `timescale lns / lps
 3 // Company:
    // Engineer:
 6  // Create Date: 02/21/2025 10:00:57 PM
7  // Design Name:
    // Module Name: mealy_find_101_sequence
     // Project Name:
10
    // Target Devices:
11
    // Tool Versions:
12
     // Description:
13
14
     // Dependencies:
15
16
17
18
19
    // Revision 0.01 - File Created
     // Additional Comments:
// Mealy state machine to assert "found" as true when a
25 module mealy_find_101_sequence(
26 input clk,
27 input data,
28
        output reg found
29
30
31
32
33
        // state names
        parameter INIT = 2'b00;
        parameter GOT1 = 2'b01;
34
35
36
37
        parameter GOT10 = 2'b10;
        reg [1:0] next_state;
        reg [1:0] state;
38
39
40
        initial state = INIT;
41
         // next state forming logic
always @(*) begin
           case(state)
               INIT:
                   if(data) next_state = GOT1;
                    else next_state = INIT;
               GOT1:
48 🖶
                  if(data) next_state = GOT1;
49 A
50 D
51 D
                    else next_state = GOT10;
                GOT10:
                  if(data) next_state = GOT1;
52 A
53 B
                    else next_state = INIT;
                default:
54 🖨
55 🖨
56 🗬
                   next_state = INIT;
            endcase
57 :
58 :
59 🖨
         // update the state to the next state at posedge of the clk
        always @(posedge clk) begin
state <= next_state;
         // output forming logic
        always @(*) begin
           case(state)
               INIT:
                   found <= 0;
68 🖨
                GOT1:
69 🖨
                    found <= 0;
70 👨
71
                GOT10:
                   // if transitioning from GOT10 to GOT1, assert found as true
72 🖯
                   if(next_state == GOT1) found <= 1;</pre>
73 🖨
                   else found <= 0;
74 🖯
75 🖨
76 🖨
                default:
                   found <= 0;
            endcase
77 🖨
78 endmodule
79
80
!! Q Ø 📄 💞 🖫 🗒
                                                                        ^ ■ 🌭 🚰 🖒 🤝 d× 🖆 10:21 PM 👺
                                         📫 🐞 🔼 ...
```

Figure 4: Mealy state machine Verilog code

```
mealy_find_101_sequence_tb.v
 verilog/ecen340/HW7_Finite_State_Machines/HW7_Finite_State_Machines/HW7_Finite_State_Machines.srcs/sim_1/new/mealy_find_101_sequence_tb.v
 `timescale lns / lps
 3 // Company:
4 // Engineer:
 6  // Create Date: 02/21/2025 10:09:25 PM
7  // Design Name:
 8 // Module Name: mealy_find_101_sequence_tb
 9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12
     // Description:
13
14
     // Dependencies:
15
// Revision 0.01 - File Created
     // Additional Comments:
19
25
26
27
         reg data;
         wire found;
28
         // Instantiate the Unit Under Test (UUT)
29
30
31
32
         mealy_find_101_sequence uut (
            .clk(clk),
             .data(data).
            .found(found)
33
34
35
36
         // Clock generation: 10ns period (100MHz)
         always #5 clk = ~clk;
37
38 : 39 = 40 : 41 : 42 : 43 : 44 : 45 : 46 : 47
         // Test seguence
         initial begin
           // Initialize signals
             clk = 0;
            data = 0;
             // Apply test cases
            $display("Starting test...");
             // Test the detection of "101"
48
             #10 data = 1; // Input '1'
49
50
51
52
53
54
55
56
57
58
59
             #10 data = 0; // Input '0'
             \pm 10 data = 1; // Input '1' -> should detect "101" and set found to 1
             #10 data = 1; // Input '1'
             #10 data = 0; // Input '0'
             #10 data = 1; // Input '1' -> should detect "101" and set found to 1
             // Test invalid sequence "110"
             #10 data = 1; // Input '1'
#10 data = 1; // Input '1' (invalid sequence)
#10 data = 0; // Input '0'
60
61
62
63
64
65
66
              // Test "101" followed by "110" and check that found stays low
             #10 data = 1; // Input '1' -> should detect "101"
#10 data = 0; // Input '0'
             #10 data = 1; // Input '1' -> should detect "101" again
#10 data = 1; // Input '1' (invalid)
#10 data = 0; // Input '0'
68
             // Finish simulation
69
             #20;
70
71
             $display("Test completed.");
             $stop;
72 🖨
73 🖨 endmodule
74
75
 !! Q Ø 🔚 🔮 🖫 🖺 📽 咙
                                                                           ^ ■ 🍇 🚰 👌 🤝 < 🌤 10:17 PM 👰
```

Figure 5: Mealy state machine Verilog test bench code




Figure 6: Mealy state machine simulation