

ECE 310 - DN Cplx Dig Sys  
Fall 2024  
Dr. Mihail Cutitaru

Name: **SOLUTIONS**  
Signature: \_\_\_\_\_

Midterm Exam  
10/09/2024  
Time Limit: 75 Minutes

---

Please put your name and signature in the fields above. By signing this page you agree to abide by the NC State University Code of Student Conduct.

This exam contains 5 questions and 8 pages (including this cover page). Total number of possible points is 100. Please **pay attention to the allocation of points for each question** and **plan your time accordingly**.

Answer the questions in the space provided on the question sheets. If you run out of room for an answer, leave a note and continue on the back of the page. Please write legibly.

**Please make sure to turn your phones off or to silence them. If a phone goes off during the exam, you will be deducted 5 points from your score.**

Question	Points	Score
1	18	
2	15	
3	15	
4	40	
5	12	
Total:	100	

---

1. (18 points) Theory Questions. Be concise in your answers.

(a) (2 points) What is Verilog?

A programming language used to describe hardware, or a hardware description language (HDL).

(b) (4 points) List 1 advantage and 1 disadvantage of a Ripple-Carry Adder (RCA).

Advantages:

Small, simple, easy to scale

Disadvantage:

Slow

(c) (4 points) Explain when may there be an inferred latch generated as a result of writing Verilog code.

Incomplete assignments to variables on different paths (incomplete "if" or "case" statements)

(d) (4 points) Explain the difference between gate-level (structural) modeling and dataflow modeling.

Gate-level models circuits using individual gates from a library.

Dataflow models circuits using equations.

(e) (4 points) Explain the difference between blocking (=) and non-blocking assignments (<=).

Blocking: next instruction is blocked from execution until current instruction finishes execution and assignment.

Non-blocking: instructions/operations are evaluated but assignment to LHS are delayed until the end of simulation cycle.

2. (15 points) General coding questions.

- (a) (5 points) Write the full **behavioral** code (module header and description/implementation) for a positive-edge/rising-edge triggered D flip-flop (module name DFF) with an input named `clk`, an input named `D`, and an output named `Q`. No other signals are necessary.

```
module DFF(output reg Q,
           input D, clk);

always@(posedge clk)
    Q <= D; // or Q = D;

endmodule
```


- (b) (5 points) What, if anything, is wrong with the code snippet below? Suggest a fix if one is needed, any correct fix is acceptable. Make sure the syntax is correct and all variables are properly declared.

Code is missing a default for the case statement. Fix is shown in red.

```
reg [1:0] k, m, n;
always@(k, m)
    case (m)
        0: n = |k;
        1: n = &k;
        default: n = 2'b0;
    endcase
```

- (c) (5 points) What is the hardware generated as a result of running the Verilog code below? Assume all signals that are not explicitly declared have already been declared earlier.

```
reg q, p, r, s, t;
always@(posedge clock)
begin
    r <= q & t
    s <= r | p
end
```




3. (15 points) Given the circuit below, answer the following questions:

- List the ports to the module. A, B, C, F
- How many nets are there? 4
- How many symbols (different modules)? What are they? 5: NOR, OR, NAND, NOR, XOR
- How many instances? 5
- Write a **dataflow** snippet of code for this circuit. Assume all ports have been defined.  

```
assign F = ~( ~(A & C) | (B | C) | ((~C) ^ (B | C)) );
```
- Write a **gate-level** snippet of code for this circuit. Assume all ports have been defined.

```
wire w1, w2, w3, w4;
```


```
nand u1(w1, A, C);  
or u2(w2, B, C);  
not u3(w3, C);  
xor u4(w4, w2, w3);  
nor u5(F, w1, w2, w4);
```



4. (40 points) Given the state transition diagram below, fill in the Verilog descriptions as necessary and answer the questions.

Input: A (1-bit)

Outputs: X, Y (1-bit each)



- (a) (2 points) How many bits are needed for state encodings? **2**
- (b) (2 points) Is this a Mealy or a Moore FSM? **Moore**
- (c) (8 points) Fill in the next state table and output table for this FSM.

$Q_1$	$Q_0$	A	$Q_1^+$	$Q_0^+$	$Q_1$	$Q_0$	X	Y
0	0	0	0	1	0	0	0	1
0	0	1	1	1	0	1	1	1
0	1	0	0	0	1	0	0	0
0	1	1	1	1	1	1	1	0
1	0	0	1	0				
1	0	1	0	0				
1	1	0	0	0				
1	1	1	1	0				

- (d) (4 points) Write the module header for this FSM, name it `MidtermFSM`. Assume the clock input is named `clk` and the synchronous reset signal is named `rst`. Use any other signals from previous page as necessary.

```
module MidtermFSM( output X, Y,  
                  input clk, rst, A);
```

- (e) (4 points) Write a list of state encodings using the `parameter` keyword using minimum number of bits necessary. Assign encodings to match the state number as a binary number.

```
parameter S0 = 2'b00,  
          S1 = 2'b01,  
          S2 = 2'b10,  
          S3 = 2'b11;
```

- (f) (6 points) Declare variables for present state (`presentState`) and next state (`nextState`). Write code to assign the next state to current state on the rising edge of the clock. If the `rst` signal is asserted, current state becomes `S0`.

```
reg [1:0] presentState, nextState;
```

```
always@(posedge clk)  
    if (rst)  
        presentState <= S0;  
    else  
        presentState <= nextState;
```

- (g) (10 points) Write code to update the next state based on current state and input. Use a `case` statement.

```
always@(presentState, A)  
begin  
    case(presentState)  
        S0: if (A) nextState <= S3;  
            else  nextState <= S1;  
        S1: if (A) nextState <= S3;  
            else  nextState <= S0;  
        S2: if (A) nextState <= S0;  
            else  nextState <= S2;  
        S3: if (A) nextState <= S2;  
            else  nextState <= S0;  
        default:  nextState <= S0;  
    endcase  
end
```

- (h) (4 points) Write **dataflow** code to update the outputs.

```
assign X = presentState[0];
```

```
assign Y = ~presentState[1];
```

5. (12 points) Answer the following general Verilog questions:

- (a) (8 points) What is the result of performing the following operations? Write the result as an **8-bit hex** number.

- $6'b100110 + 8'b10001001 \Rightarrow 8'b10101111 = 8'hAF$

- $8'b11001100 \& 8'b10100101 \Rightarrow 8'b10000100 = 8'h84$

- $7'b0100101 \wedge 8'b01001011 \Rightarrow 8'b01101110 = 8'h6E$

- $\sim(8'b10000110 \mid 8'b10101001) \Rightarrow 8'b01010000 = 8'h50$

- (b) (2 points) Briefly explain what exhaustive testing is in a testbench.

Test all possible input combinations for a module.

- (c) (2 points) Briefly explain what #10 does in a testbench.

Advance time by 10 units of time.

This page is to be used as scratch paper. **DO NOT PUT ANY FINAL ANSWERS HERE.**