

ECE 271, Design Project, Group 18

Matthew Miller, Matthew Lohr, Nick Varnum, Brett Stoddard, Brogan Miner

June 9, 2017

Contents

1	Project Description	2
2	High Level Description	3
2.1	Functional Unit: TV Remote	4
2.1.1	Individual Block: Oscillator	5
2.1.2	Individual Block: Clock Divider	5
2.1.3	Individual Block: Counter 32	6
2.1.4	Individual Block: Message Sensor	6
2.1.5	Individual Block: Run Switch	7
2.1.6	Individual Block: Serial to Parallel	7
2.1.7	Individual Block: Data Converter	7
2.2	Functional Unit 2: Button Board Top	8
A	SystemVerilog Files	8
A.1	Most Top Module	8
A.2	TV Top Module	9
A.3	Clock Divider Module	9
A.4	Counter 32 Module	10
A.5	Start/Stop Module Module	10
A.6	Start Message Module	10
A.7	End Message Module	10
A.8	Run Switch Module	11
A.9	Serial to Parallel Module	11
A.10	Data Converter Module	11
A.11	Button Board Top Module	11
A.12	NES Connection Module	11
B	Simulation Files (Do scripts)	12
B.1	Top Module	12
B.2	NES Connection Functional Unit	13
B.3	VCR Receiver Functional Unit	13
C	Synthesized Design	14

1 Project Description

The purpose of this project was to design digital logic that will be able to take input from various types of controllers and use this input to control an NES game console. The controllers that were offered for this project were an 8-input button board, an N64 controller, and a TV remote that sends a 38kHz wave signal. The chosen controllers were the button board and the TV remote, as there was not enough time to do all three. The general overview for the project can be seen below.




Figure 1: Project Overview

As can be seen from Figure 1, the data inputs for this design are the TV remote signal and the button board inputs. These inputs are processed using digital logic programmed onto a Lattice MachXO3LF FPGA, and the corresponding button assignments on an NES controller are determined. This data is put in a form that the NES will expect, which is an 8-bit input representing the 8 buttons on the NES controller, and the data is outputted to the NES console data line. For this design, we are assuming that the NES console will correctly process the data as it needs. The job of the design project was merely to get the data in a form that could be read by the NES data line, and this is what was done both with the TV remote and the button board.

Although this project was just a design project, the hardware connections were designed should one want to physically create the design. This hardware diagram can be seen in Figure 2 below. The only connections that need to be made are the button board to the FPGA, the VCR receiver to the FPGA, and the NES console to the FPGA.

As an additional feature for this project we added the ability to choose between using the button board and the TV remote. This is useful if a player had a certain preference between these two practically unusable controllers. This is instantiated in the form of a mux that sits between the button board and the TV remote modules. Holding inputs on an external button board selects inputs from that comes from another.




Figure 2: Hardware Diagram

2 High Level Description

This design project was created entirely using SystemVerilog. SystemVerilog is a hardware description language (HDL) that can be synthesized and programmed onto a specified piece of hardware, in this case the MachXO3LF FPGA. The SystemVerilog code is broken up into modules. Each module represents a single task that has inputs and outputs. Below is a breakdown of the SystemVerilog modules that were created for this design project. Figure 3 shows the Most Top module, which is the highest level of our design. The inputs and outputs to the Most Top module are the inputs and outputs to the entire system.




Figure 3: Most Top Module

Inputs: The 8-bit button board input, the serial TV remote input signal, reset signals for both the Button Board Top and TV Remote Top, a switch to decide which controller will be used, the NES Clock, and the NES Latch

Outputs: The NES Data line

The button board buttons are active low, meaning they are represented as a logic "1" when not pressed, and a logic "0" when pressed. The input from the button board is simply the 8-bit combination of which buttons are pressed. For example, if button 4 was pressed, the 8-bit input would be represented as "11101111". The TV remote signal comes in serially, which means one bit at a time. The TV Top module takes care of translating this serial data into a form that can be handled with digital logic. Both the TV Top module and Button Board Top module output an 8-bit number that represents buttons on an NES controller being pressed. A multiplexer uses a the switch input to determine which controller is to be used, and then gives that chosen controller's output to the NES Connection module. The NES Clock and NES Latch signals are what the NES console uses to read the data, and the NES Connection module uses them to parse through the data given from the multiplexer and send the 8-bit data serially to the NES console through the NES Data line.

The Most Top module was tested as a functional unit and the simulation results can be seen below.




Figure 4: Most Top Simulation Results

The NES Connection module was also tested as a functional unit and the simulation results can be seen below.




Figure 5: NES Connection Simulation Results

2.1 Functional Unit: TV Remote




Figure 6: TV Top Module

Inputs: The serial TV remote signal, and reset

Outputs: The 8-bit data representation of buttons pressed on an NES controller

The TV Top module deals entirely with taking in the TV remote wave signal serially and converting into an 8-bit output. First, the data is read serially and converted into a parallel 32-bit value. This 32-bit value is then converted into an 8-bit value that is outputted from the module.

The TV Top module was tested as a functional unit and the simulation results can be seen below.




Figure 7: TV Top Simulation Results

2.1.1 Individual Block: Oscillator




Figure 8: Clock Oscillator Module

Inputs: None

Outputs: The internally generated 2.08MHz clock

Description: This module outputs the clock that is internally generated inside the MachXO2 FPGA, which we chose to run at 2.08MHz.

2.1.2 Individual Block: Clock Divider




Figure 9: Clock Divider Module

Inputs: The internally generated 2.08MHz clock, and reset

Outputs: A slowed clock running at 1645Hz

Description: This module creates a clock signal based on the internal clock by oscillating an output bit between 0 and 1 after a certain period of the internal clock's oscillation, so that the desired frequency of 1654Hz is achieved.

2.1.3 Individual Block: Counter 32




Figure 10: Counter 32 Module

Inputs: The 1645Hz clock, and reset

Outputs: Control that tells to stop reading once 32 bits have been read

Description: This module is a 32-bit counter that counts at 1645Hz. The signal the module outputs becomes a 1 when 32 bits of the TV signal have been read.

2.1.4 Individual Block: Message Sensor




Figure 11: Message Sensor Module

Inputs: The 1645Hz clock, the stop control that says when to stop reading, and the serial signal from the TV remote

Outputs: Output clock signal, and the serial TV remote signal that was read

Description: This module determines when the signal should start being read as data, based on the incoming signal.

2.1.5 Individual Block: Run Switch




Figure 12: Run Switch Module

Inputs: The 1645Hz clock, the serial signal read from Message Sensor, and a reset signal which is the stop control from Counter 32

Outputs: The current bit read and the next bit that will be read

Description: This module looks at the current bit that is read from the TV signal to determine whether or not data should be read. If the current bit is a logic 1, the following bit is read as part of the 32-bit data, and the signal is read further.

2.1.6 Individual Block: Serial to Parallel




Figure 13: Serial to Parallel Module

Inputs: The data that was read, the data to save, and a reset

Outputs: The 32-bit TV signal

Description: The serial data that is read from Run Switch is all given to this module, which compounds them all into one 32-bit register.

2.1.7 Individual Block: Data Converter




Figure 14: Data Converter Module

Inputs: The 32-bit TV signal

Outputs: The 8-bit representation of NES buttons being pressed, to be sent to NES Connection

Description: This module takes the 32-bit register of TV remote signal data, determines which button is being pressed, and outputs an 8-bit register that correctly corresponds to an NES controller button being pressed.

2.2 Functional Unit 2: Button Board Top




Figure 15: Button Board Top Module

Inputs: The 8-bit data which represents which button is pressed, and a reset

Outputs: An 8-bit register that represents NES controller buttons being pressed

Description: This module is very simple, all it does is take in the button input, and feed it through to NES Connection. Because the NES controller has 8 buttons, and the button board has 8 buttons, no change needs to be done to get the input from the button board to the NES Connection shift register.

Because the Button Board Top module did not have any digital logic that needed to be tested, as all it does is feed data from an input to an output (see Appendix A.11), it was decided that testing was not necessary so no simulation was done on this functional unit.

A SystemVerilog Files

A.1 Most Top Module

```

1  module most_top(
2      input logic reset ,
3      input logic tv_signal ,
4      input logic [7:0] buttons ,
5      input logic switch ,
6      input logic nes_clock ,
7      input logic nes_latch ,
8      output logic sout
9  );
10
11     logic [7:0] to_NES;
12     logic [7:0] tv_output;
13     logic [7:0] buttons_output;
14     logic clock_in;
15     logic fClock;
16     OSCH #("2.08") osc_int (
17         .STDBY(1'b0),
18         .OSC(fClock),
19         .SEDSTDBY()
20     );
21     clock_divider cd(
22         .clk_input(fClock),
23         .reset(reset),
24         .clk_output(clock_in)
25     );

```

```

26      tv_top tv_receiver(
27          .reset(reset),
28          .clk_in(clock_in),
29          .sig(tv_signal),
30          .to_NES(tv_output)
31      );
32
33      button_board_top button_receiver(
34          .buttons(buttons),
35          .to_NES(buttons_output)
36      );
37
38      assign to_NES = switch ? tv_output : buttons_output;
39
40
41      nes_connection connection(
42          .nes_clock(nes_clock),
43          .nes_latch(nes_latch),
44          .input_data(to_NES),
45          .nes_data(sout)
46      );
47
48 endmodule

```

A.2 TV Top Module

```

1 module tv_top(
2     input logic reset, signal,
3     input logic clk_in,
4     output logic [7:0] to_NES           //change 8 to how long the messages
5 );
6
7 //TODO: create module that senses when new inputs come in
8
9
10    logic clk, clk_z;
11    logic save_next;
12    logic data;
13    logic stop_switch;
14    logic [31:0] parallel_data;
15
16    message_sensor m_s(
17        .signal(signal),
18        .stop(stop_switch),
19        .clk_in(clk_in),
20        .clk_out(clk),
21        .reset(reset)
22    );
23
24    run_switch con_1(
25        .signal(signal),
26        .clk(clk),
27        .reset(stop_switch),
28        .data(data);
29        .save_next(save_next)
30    );
31
32 //TODO: change the clock speed to sample rate
33
34
35    counter_32 count_32(
36        .clk_i(save_next),           //often, "tags" are added to variables
37        .to denote what they do for the user
38        .reset_n(reset),           //an active high signal ("resets
39        when high"); later will come from message detector
40        .stop_recording(stop_switch) //high when full
41    );
42
43    data_converter d_con(
44        .data_in(parallel_data),
45        .data_out(to_NES)           //to NES converter module
46    );
47
48    serial_parallel_shiftreg_bit_reg(
49        .record(save_next),         //save_next acts as a clock on negedge; negedge
50        .save_next shifts bits over
51        .reset(reset),
52        .sin(data),                //from run_switch
53        .q(parallel_data)
54    );
55
56 endmodule

```

A.3 Clock Divider Module

```

1 module clock_divider(
2     input logic clk_input,
3     input logic reset,
4     output logic clk_output
5 );
6
7     logic [13:0] count;
8
9     always_ff @ (posedge clk_input, posedge reset_n)
10        begin
11            count <= count + 1;
12            if(reset)
13                begin
14                    clk_output <= 0;
15                    count <= 0;
16                end
17            else
18                if(count >= 1264)
19                    begin
20                        clk_output <= ~clk_output;
21                        count <= 0;
22                    end
23        end
24
25 endmodule

```

A.4 Counter 32 Module

```

1 module counter_32(
2     input logic clk_i,           //often, "tags" are added to variables to denote what they do
3     input logic reset_n,        //here, 'i' is used for input and 'o' for the output, while 'n'
4     specifies                  //an active low signal ("not")
5     output logic stop_recording //from 0-30 low, when 31 high; will connect to run_switch
6 );
7
8     logic [5:0] count;         //register stores the counter value so that it can be modified
9     //on a clock edge. Register size needs to store as large of a
10    //number as the counter reaches. Here, 2^(5) = 16,384
11
12    always_ff @(posedge clk_i, posedge reset_n) //counts up to 32 then stops
13        if(reset_n)
14            begin
15                count <= 0;           //active high
16                stop_recording <=0;
17            end
18        else
19            if(count >= 31) //POTENTIAL PROBLEM
20                stop_recording <=1;
21            else
22                count <= count+1;
23
24 endmodule

```

A.5 Start/Stop Module Module

```

1 module message_sensor (
2     input logic clk_in, signal,stop,reset,
3     output logic clk_out
4 );
5
6     logic signal_going; //1 for recording, 0 for not recording
7     logic signal_end;
8
9     start_sensor s_s( //short bitregister that checks for two rising edges
10         .signal(signal),
11         .signal_end(signal_end), //resets when signal ends
12         .signal_start(signal_going)
13     );
14
15     end_sensor e_s(
16         .end_(signal_end),
17         .reset(reset),
18         .stop(stop)           //from 32 bit counter
19     );
20
21
22     always_comb
23         if(signal_going)
24             clk_out = clk_in;
25         else
26             clk_out = 0;
27
28
29
30 endmodule

```

A.6 Start Message Module

```

1 module start_sensor (
2     input logic signal,signal_end,
3     output logic signal_start
4 );
5     logic edges;
6
7     always@(posedge signal) //counts 2 posedges
8         if (!signal_end) //
9             begin
10                 edges <=0; //reset after signal ends
11                 signal_start <=0;
12             end
13         else if (!edges)
14             begin
15                 edges <= edges+1;
16                 signal_start <=0;
17             end
18         else
19             begin
20                 signal_start <=1;
21                 edges <= edges+1;
22             end
23
24 endmodule

```

A.7 End Message Module

```

1 module end_sensor (
2     input logic stop,reset,
3     output logic end_
4 );
5
6     always @ (posedge stop,posedge reset)
7
8         if(reset) end_ <=1;
9         else if (!end_) end_ <=1;
10        else if(stop) end_ <= 0;
11        else end_ <=0;
12
13 endmodule

```

A.8 Run Switch Module

```

1 module run_switch (
2     input logic clk, signal, reset,
3     output logic data, save_next
4 );
5 //logic save_next;
6 always@ (posedge clk, posedge reset)
7     if (reset)
8         save_next = 0;
9     else
10        case (signal)
11            0:
12                begin
13                    if (save_next)
14                        begin
15                            data = 0;
16                            save_next = 0;
17                        end
18                end
19            1:
20                begin
21                    if (save_next)
22                        begin
23                            data = save_next;
24                            save_next = 0;
25                        end
26                end
27            endcase
28 endmodule

```

A.9 Serial to Parallel Module

```

1 module serial_parallel_shiftreg #(parameter N=32)
2     (input logic record, reset, sin,
3      output logic [N-1:0] q
4 );
5
6     logic sout;
7
8     always_ff@(negedge record, posedge reset)
9         if (reset) q<=0;
10        else q<={q[N-2:0], sin};
11
12     assign sout = q[N-1];
13 endmodule

```

A.10 Data Converter Module

```

1 module data_converter(
2     input logic [31:0] data_in,
3     output logic [7:0] data_out
4 );
5
6     always_comb
7     case(data_in) //4'h specifies hex numbers
8         32'h9C63E817: //Channel + on tv remote
9             data_out = 8'b11111110;
10        32'h9C6318E7: //Channel - on tv remote
11            data_out = 8'b11111101;
12        32'h9C63F807: //Right on tv remote
13            data_out = 8'b11111011;
14        32'h9C637887: //Left on tv remote
15            data_out = 8'b11110111;
16        32'h9C63807F: //2 on tv remote
17            data_out = 8'b11101111;
18        32'h9C63906F: //8 on tv remote
19            data_out = 8'b11011111;
20        32'h9C6320DF: //4 on tv remote
21            data_out = 8'b10111111;
22        32'h9C63609F: //6 on tv remote
23            data_out = 8'b01111111;
24        //TODO: add case for holding button
25        default:
26            data_out = 8'b11111111;
27    endcase
28 endmodule

```

A.11 Button Board Top Module

```

1 module button_board_top(
2     input logic [7:0] buttons,
3     output logic [7:0] to_NES
4 );
5
6     always_comb
7     to_NES <= buttons;
8
9 endmodule

```

A.12 NES Connection Module

```

1 module nes_connection(
2     input logic [7:0] input_data,
3     input logic nes_clock,
4     input logic nes_latch,
5     output logic nes_data
6 );
7
8     reg [4:0] count;
9
10    always_ff@(posedge nes_clock)
11        begin
12            if (nes_latch)
13                count <= 0;
14            else

```

```

15         count <= count + 1;
16     case(count)
17     0:           nes_data <= input_data[0];
18     1:           nes_data <= input_data[1];
19     2:           nes_data <= input_data[2];
20     3:           nes_data <= input_data[3];
21     4:           nes_data <= input_data[4];
22     5:           nes_data <= input_data[5];
23     6:           nes_data <= input_data[6];
24     7:           nes_data <= input_data[7];
25   default:      nes_data <= 1;
26 endcase
27 end
28
29 endmodule

```

B Simulation Files (Do scripts)

B.1 Top Module

```

1 add wave clock_in
2 add wave reset
3 add wave tv_signal
4 add wave nes_clock
5 add wave nes_latch
6 add wave sout
7 add wave to_NES
8
9 force switch 1 0
10
11 force clock_in 1 10, 0 30 -repeat 40
12 force nes_clock 1 10, 0 30 -repeat 40
13
14 force nes_latch 0 0
15 force nes_latch 1 2530
16 force nes_latch 0 2550
17
18 force reset 1 0
19 force reset 0 20
20
21 force tv_signal 1 20
22 force tv_signal 1 60
23 force tv_signal 1 100
24 force tv_signal 0 140
25 force tv_signal 1 180
26 force tv_signal 0 220
27 force tv_signal 1 260
28 force tv_signal 1 300
29 force tv_signal 1 340
30 force tv_signal 1 380
31 force tv_signal 1 420
32 force tv_signal 1 460
33 force tv_signal 1 500
34 force tv_signal 0 540
35 force tv_signal 1 580
36 force tv_signal 0 620
37 force tv_signal 1 660
38 force tv_signal 0 700
39 force tv_signal 1 740
40 force tv_signal 1 780
41 force tv_signal 1 820
42 force tv_signal 1 860
43 force tv_signal 1 900
44 force tv_signal 0 940
45 force tv_signal 1 980
46 force tv_signal 0 1020
47 force tv_signal 1 1060
48 force tv_signal 0 1100
49 force tv_signal 1 1140
50 force tv_signal 1 1180
51 force tv_signal 1 1220
52 force tv_signal 1 1260
53 force tv_signal 1 1300
54 force tv_signal 1 1340
55 force tv_signal 1 1380
56 force tv_signal 1 1420
57 force tv_signal 1 1460
58 force tv_signal 1 1500
59 force tv_signal 1 1540
60 force tv_signal 0 1580
61 force tv_signal 1 1620
62 force tv_signal 1 1660
63 force tv_signal 1 1700
64 force tv_signal 0 1740
65 force tv_signal 1 1780
66 force tv_signal 0 1820
67 force tv_signal 1 1860
68 force tv_signal 0 1900
69 force tv_signal 1 1940
70 force tv_signal 0 1980
71 force tv_signal 1 2020
72 force tv_signal 0 2060
73 force tv_signal 1 2100
74 force tv_signal 0 2140
75 force tv_signal 1 2180
76 force tv_signal 1 2220
77 force tv_signal 1 2260
78 force tv_signal 0 2300
79 force tv_signal 1 2340
80 force tv_signal 1 2380
81 force tv_signal 1 2420
82 force tv_signal 1 2460

```

```

83 force tv_signal 1 2500
84 force tv_signal 1 2540
85
86 run 3000 ps

```

B.2 NES Connection Functional Unit

```

1 add wave input_data
2 add wave nes_clock
3 add wave nes_latch
4 add wave nes_data
5
6 force nes_clock 1 10, 0 30 -repeat 40
7
8 force nes_latch 1 0
9 force nes_latch 0 20
10
11 force input_data 10#254# 0
12 force nes_latch 1 400
13 force nes_latch 0 420
14 force input_data 10#253# 400
15
16 run 800 ps

```

B.3 VCR Receiver Functional Unit

```

1 add wave clk_in
2 add wave reset
3 add wave signal
4 add wave save_next
5 add wave data
6 add wave clk
7 add wave stop_switch
8 add wave to_NES
9 add wave parallel_data
10
11 force clk_in 1 10, 0 30 -repeat 40
12
13 force reset 1 0
14 force reset 0 20
15
16 force signal 1 20
17 force signal 1 60
18 force signal 1 100
19 force signal 0 140
20 force signal 1 180
21 force signal 0 220
22 force signal 1 260
23 force signal 1 300
24 force signal 1 340
25 force signal 1 380
26 force signal 1 420
27 force signal 1 460
28 force signal 1 500
29 force signal 0 540
30 force signal 1 580
31 force signal 0 620
32 force signal 1 660
33 force signal 0 700
34 force signal 1 740
35 force signal 1 780
36 force signal 1 820
37 force signal 1 860
38 force signal 1 900
39 force signal 0 940
40 force signal 1 980
41 force signal 0 1020
42 force signal 1 1060
43 force signal 0 1100
44 force signal 1 1140
45 force signal 1 1180
46 force signal 1 1220
47 force signal 1 1260
48 force signal 1 1300
49 force signal 1 1340
50 force signal 1 1380
51 force signal 1 1420
52 force signal 1 1460
53 force signal 1 1500
54 force signal 1 1540
55 force signal 0 1580
56 force signal 1 1620
57 force signal 1 1660
58 force signal 1 1700
59 force signal 0 1740
60 force signal 1 1780
61 force signal 0 1820
62 force signal 1 1860
63 force signal 0 1900
64 force signal 1 1940
65 force signal 0 1980
66 force signal 1 2020
67 force signal 0 2060
68 force signal 1 2100
69 force signal 0 2140
70 force signal 1 2180
71 force signal 1 2220
72 force signal 1 2260
73 force signal 0 2300
74 force signal 1 2340
75 force signal 1 2380
76 force signal 1 2420
77 force signal 1 2460
78 force signal 1 2500
79 force signal 1 2540
80
81 run 2550 ps

```

C Synthesized Design




Figure 16: TV Top Synthesized




Figure 17: Clock Divider Synthesized




Figure 18: Counter 32 Synthesized




Figure 19: Run Switch Synthesized




Figure 20: Serial to Parallel Synthesized




Figure 21: Data Converter Synthesized




Figure 22: NES Connection Synthesized