

Instituto Politécnico Nacional

Escuela Superior de Cómputo

Práctica 12 - Cartas ASM

Unidad de aprendizaje: Arquitectura de Computadoras

Grupo: 3CV1

Alumno(a):

Ramos Díaz Enrique

Profesor(a):

Vega García Nayeli

28 de mayo 2020

Índice

1	Código de implementación	2
1.1	Unidad de Control	2
1.2	Registro	3
1.3	Contador	4
1.4	Decodificador	5
1.5	Multiplexor	6
1.6	Cartas ASM	6
2	Código de simulación	8
2.1	Unidad de Control	8
2.2	Registro	10
2.3	Contador	11
2.4	Cartas ASM	12
3	Simulación	15
3.1	Unidad de Control	15
3.2	Registro	15
3.3	Contador	15
3.4	Cartas ASM	16
4	Diagramas RTL	18
4.1	Análisis RTL	18
4.1.1	Unidad de Control	18
4.1.2	Registro	18
4.1.3	Contador	19
4.1.4	Decodificador	19
4.1.5	Multiplexor	19
4.1.6	Cartas ASM	20
4.2	Synthesis	21
4.2.1	Unidad de Control	21
4.2.2	Registro	21
4.2.3	Contador	21
4.2.4	Decodificador	22
4.2.5	Multiplexor	23
4.2.6	Cartas ASM	23

1. Código de implementación

1.1. Unidad de Control

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity UnidadControl is
5      Port ( clk, clr, ini, z, a0 : in STD_LOGIC;
6            LA, LB, EA, EB, EC : out STD_LOGIC);
7  end UnidadControl;
8
9  architecture Behavioral of UnidadControl is
10     type estados is (e0, e1, e2);
11     signal edo_act, edo_sig : estados;
12 begin
13     --Control de estados
14     process(clr, clk)
15     begin
16         if(clr = '1') then
17             edo_act <= e0;
18         elsif (rising_edge(clk)) then
19             edo_act <= edo_sig;
20         end if;
21     end process;
22
23     --Carta ASM
24     process (edo_act, ini, z, a0)
25     begin
26         LA <= '0';
27         LB <= '0';
28         EA <= '0';
29         EB <= '0';
30         EC <= '0';
31         case edo_act is
32             when e0 =>
33                 LB <= '1';
34                 if (ini = '1') then
35                     edo_sig <= e1;
36                 else
37                     LA <= '1';
38                     edo_sig <= e0;
39                 end if;
40             when e1 =>
```

```

41         EA <= '1';
42         if (z = '0') then
43             if (a0 = '1') then
44                 EB <= '1';
45                 edo_sig <= e1;
46             else
47                 edo_sig <= e1;
48             end if;
49         else
50             edo_sig <= e2;
51         end if;
52     when e2 =>
53         EC <= '1';
54         if (ini = '1') then
55             edo_sig <= e2;
56         else
57             edo_sig <= e0;
58         end if;
59     end case;
60 end process;
61 end Behavioral;

```

1.2. Registro

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity Registro is
5      Port ( LA, EA, clk, clr : in STD_LOGIC;
6            dato : in STD_LOGIC_VECTOR (8 downto 0);
7            A : out STD_LOGIC_VECTOR (8 downto 0));
8  end Registro;
9
10 architecture Behavioral of Registro is
11     signal auxA: STD_LOGIC_VECTOR (8 downto 0);
12 begin
13     process(LA, EA, clk, clr)
14     begin
15         if (clr = '1') then
16             auxA <= (others => '0');
17         elsif (rising_edge(clk)) then
18             if (LA = '0' and EA = '0') then
19                 auxA <= auxA;

```

```
20         elsif (LA = '1' and EA = '0') then
21             auxA <= dato;
22         elsif (LA = '0' and EA = '1') then
23             auxA <= to_stdlogicvector(to_bitvector(auxA) SRL 1);
24         end if;
25     end if;
26 end process;
27 A <= auxA;
28 end Behavioral;
```

1.3. Contador

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_ARITH.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6  entity Contador is
7      Port ( clk, clr, LB, EB : in STD_LOGIC;
8            B : out STD_LOGIC_VECTOR (3 downto 0));
9  end Contador;
10
11  architecture Behavioral of Contador is
12  begin
13      process(clk, clr, LB, EB)
14          variable auxB: STD_LOGIC_VECTOR (3 downto 0);
15      begin
16          if (clr = '1') then
17              auxB := (others => '0');
18          elsif (rising_edge(clk)) then
19              if (LB = '0' and EB = '0') then
20                  auxB := auxB;
21              elsif (LB = '1' and EB = '0') then
22                  auxB := (others => '0');
23              elsif (LB = '0' and EB = '1') then
24                  auxB := auxB + 1;
25              end if;
26          end if;
27          B <= auxB;
28      end process;
29  end Behavioral;
```

1.4. Decodificador

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity Decodificador is
5      Port ( B : in STD_LOGIC_VECTOR (3 downto 0);
6            num : out STD_LOGIC_VECTOR (6 downto 0));
7  end Decodificador;
8
9  architecture Behavioral of Decodificador is
10     constant dig0: STD_LOGIC_VECTOR (6 downto 0) := "0000001";
11     constant dig1: STD_LOGIC_VECTOR (6 downto 0) := "1001111";
12     constant dig2: STD_LOGIC_VECTOR (6 downto 0) := "0010010";
13     constant dig3: STD_LOGIC_VECTOR (6 downto 0) := "0000110";
14     constant dig4: STD_LOGIC_VECTOR (6 downto 0) := "1001100";
15     constant dig5: STD_LOGIC_VECTOR (6 downto 0) := "0100100";
16     constant dig6: STD_LOGIC_VECTOR (6 downto 0) := "0100000";
17     constant dig7: STD_LOGIC_VECTOR (6 downto 0) := "0001110";
18     constant dig8: STD_LOGIC_VECTOR (6 downto 0) := "0000000";
19     constant dig9: STD_LOGIC_VECTOR (6 downto 0) := "0001100";
20 begin
21     process(B)
22     begin
23         case B is
24             when "0000" => num <= dig0;
25             when "0001" => num <= dig1;
26             when "0010" => num <= dig2;
27             when "0011" => num <= dig3;
28             when "0100" => num <= dig4;
29             when "0101" => num <= dig5;
30             when "0110" => num <= dig6;
31             when "0111" => num <= dig7;
32             when "1000" => num <= dig8;
33             when others => num <= dig9;
34         end case;
35     end process;
36 end Behavioral;
```

1.5. Multiplexor

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity Multiplexor is
5      Port ( num : in STD_LOGIC_VECTOR (6 downto 0);
6            EC : in STD_LOGIC;
7            display : out STD_LOGIC_VECTOR (6 downto 0));
8  end Multiplexor;
9
10 architecture Behavioral of Multiplexor is
11     constant guion : STD_LOGIC_VECTOR (6 downto 0) := "1111110";
12 begin
13     with EC select
14         display <= num when '1',
15         guion when others;
16 end Behavioral;
```

1.6. Cartas ASM

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity CartasASM is
5      Port ( clk, clr, ini : in STD_LOGIC;
6            D : in STD_LOGIC_VECTOR (8 downto 0);
7            Dout : out STD_LOGIC_VECTOR (8 downto 0);
8            num : out STD_LOGIC_VECTOR (3 downto 0);
9            display : out STD_LOGIC_VECTOR (6 downto 0));
10 end CartasASM;
11
12 architecture Behavioral of CartasASM is
13     component UnidadControl is
14         Port ( clk, clr, ini, z, a0 : in STD_LOGIC;
15               LA, LB, EA, EB, EC : out STD_LOGIC);
16     end component;
17
18     component Registro is
19         Port ( LA, EA, clk, clr : in STD_LOGIC;
20               dato : in STD_LOGIC_VECTOR (8 downto 0);
21               A : out STD_LOGIC_VECTOR (8 downto 0));
22     end component;
```

```
23
24     component Contador is
25         Port ( clk, clr, LB, EB : in STD_LOGIC;
26               B : out STD_LOGIC_VECTOR (3 downto 0));
27     end component;
28
29     component Decodificador is
30         Port ( B : in STD_LOGIC_VECTOR (3 downto 0);
31               num : out STD_LOGIC_VECTOR (6 downto 0));
32     end component;
33
34     component Multiplexor is
35         Port ( num : in STD_LOGIC_VECTOR (6 downto 0);
36               ec : in STD_LOGIC;
37               display : out STD_LOGIC_VECTOR (6 downto 0));
38     end component;
39
40     signal auxZ, auxLA, auxLB, auxEA, auxEB, auxEC : STD_LOGIC := '0';
41     signal auxA : STD_LOGIC_VECTOR (8 downto 0) := (others => '0');
42     signal auxB : STD_LOGIC_VECTOR (3 downto 0) := (others => '0');
43     signal auxNum : STD_LOGIC_VECTOR (6 downto 0) := (others => '0');
44 begin
45
46     reg : Registro Port map (
47         LA => auxLA,
48         EA => auxEA,
49         clk => clk,
50         clr => clr,
51         dato => D,
52         A => auxA
53     );
54
55     auxZ <= '1' when auxA = "000000000" else '0';
56
57     uc : UnidadControl Port map (
58         clk => clk,
59         clr => clr,
60         ini => ini,
61         z => auxZ,
62         a0 => auxA(0),
63         LA => auxLA,
64         LB => auxLB,
65         EA => auxEA,
66         EB => auxEB,
```



```

67         EC => auxEC
68     );
69
70     cont : Contador Port map (
71         clk => clk,
72         clr => clr,
73         LB => auxLB,
74         EB => auxEB,
75         B => auxB
76     );
77
78     deco : Decodificador Port map (
79         B => auxB,
80         num => auxNum
81     );
82
83     mux : Multiplexor Port map (
84         num => auxNum,
85         EC => auxEC,
86         display => display
87     );
88
89     num <= auxB;
90     Dout <= auxA;
91 end Behavioral;

```

2. Código de simulación

2.1. Unidad de Control

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity tbUnidadControl is
5  end tbUnidadControl;
6
7  architecture Behavioral of tbUnidadControl is
8      component UnidadControl is
9          Port ( clk, clr, ini, z, a0 : in STD_LOGIC;
10              LA, LB, EA, EB, EC : out STD_LOGIC);
11      end component;
12
13      signal clk, clr, ini, z, a0, LA, LB, EA, EB, EC : STD_LOGIC := '0';

```

```
14 begin
15     ASM : UnidadControl Port map (
16         clk => clk,
17         clr => clr,
18         ini => ini,
19         z => z,
20         a0 => a0,
21         LA => LA,
22         LB => LB,
23         EA => EA,
24         EB => EB,
25         EC => EC
26     );
27
28     reloj : process begin
29         clk <= '0';
30         wait for 5 ns;
31         clk <= '1';
32         wait for 5 ns;
33     end process;
34
35     process
36     begin
37         clr <= '1';
38         wait for 30 ns;
39         clr <= '0';
40         wait for 60 ns;
41         ini <= '1';
42         wait for 10 ns;
43         ini <= '0';
44         wait for 50 ns;
45         a0 <= '1';
46         wait for 10 ns;
47         a0 <= '0';
48         wait for 20 ns;
49         a0 <= '1';
50         wait for 10 ns;
51         a0 <= '0';
52         wait for 120 ns;
53         z <= '1';
54         wait;
55     end process;
56 end Behavioral;
```

2.2. Registro

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity tbRegistro is
5  end tbRegistro;
6
7  architecture Behavioral of tbRegistro is
8      component Registro is
9          Port ( LA, EA, clk, clr : in STD_LOGIC;
10              dato : in STD_LOGIC_VECTOR (8 downto 0);
11              A : out STD_LOGIC_VECTOR (8 downto 0));
12      end component;
13
14      signal LA, EA, clk, clr : STD_LOGIC := '0';
15      signal dato, A : STD_LOGIC_VECTOR (8 downto 0) := (others => '0');
16  begin
17      reg : Registro Port map (
18          LA => LA,
19          EA => EA,
20          clk => clk,
21          clr => clr,
22          dato => dato,
23          A => A
24      );
25
26      reloj : process begin
27          clk <= '0';
28          wait for 5 ns;
29          clk <= '1';
30          wait for 5 ns;
31      end process;
32
33      process
34      begin
35          clr <= '1';
36          wait for 10 ns;
37          clr <= '0';
38          dato <= "100000000";
39          wait for 10 ns;
40          LA <= '0';
41          EA <= '0';
42          wait for 10 ns;
```

```
43     LA <= '1';
44     EA <= '0';
45     wait for 10 ns;
46     LA <= '0';
47     EA <= '1';
48     wait;
49 end process;
50
51 end Behavioral;
```

2.3. Contador

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_ARITH.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6  entity tbContador is
7  end tbContador;
8
9  architecture Behavioral of tbContador is
10     component Contador is
11         Port ( clk, clr, LB, EB : in STD_LOGIC;
12               B : out STD_LOGIC_VECTOR (3 downto 0));
13     end component;
14
15     signal clk, clr, LB, EB : STD_LOGIC := '0';
16     signal B : STD_LOGIC_VECTOR (3 downto 0) := (others => '0');
17 begin
18     cont : Contador Port map (
19         clk => clk,
20         clr => clr,
21         LB => LB,
22         EB => EB,
23         B => B
24     );
25
26     reloj : process begin
27         clk <= '0';
28         wait for 5 ns;
29         clk <= '1';
30         wait for 5 ns;
31     end process;
```

```
32
33     process
34     begin
35         clr <= '1';
36         wait for 10 ns;
37         clr <= '0';
38         wait for 10 ns;
39         LB <= '1';
40         EB <= '0';
41         wait for 10 ns;
42         LB <= '0';
43         EB <= '1';
44         wait for 50 ns;
45         LB <= '1';
46         EB <= '0';
47         wait for 10 ns;
48         LB <= '0';
49         EB <= '1';
50         wait for 50 ns;
51         LB <= '0';
52         EB <= '0';
53         wait;
54     end process;
55 end Behavioral;
```

2.4. Cartas ASM


```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity tbCartasASM is
5  end tbCartasASM;
6
7  architecture Behavioral of tbCartasASM is
8      component CartasASM is
9          Port ( clk, clr, ini : in STD_LOGIC;
10              D : in STD_LOGIC_VECTOR (8 downto 0);
11              Dout : out STD_LOGIC_VECTOR (8 downto 0);
12              num : out STD_LOGIC_VECTOR (3 downto 0);
13              display : out STD_LOGIC_VECTOR (6 downto 0));
14      end component;
15
16      signal clk, clr, ini : STD_LOGIC;
```

```
17     signal D, Dout : STD_LOGIC_VECTOR (8 downto 0);
18     signal display : STD_LOGIC_VECTOR (6 downto 0);
19     signal num: STD_LOGIC_VECTOR (3 downto 0);
20 begin
21
22     asm : CartasASM Port map (
23         clk => clk,
24         clr => clr,
25         ini => ini,
26         D => D,
27         Dout => Dout,
28         num => num,
29         display => display
30     );
31
32     reloj : process begin
33         clk <= '0';
34         wait for 5 ns;
35         clk <= '1';
36         wait for 5 ns;
37     end process;
38
39     process
40     begin
41         ini <= '0';
42         clr <= '1';
43         wait for 10 ns;
44
45         clr <= '0';
46         D <= "101101011";
47         wait for 10 ns;
48
49         ini <= '1';
50         wait for 110 ns;
51
52         ini <= '0';
53         clr <= '1';
54         wait for 10 ns;
55
56         clr <= '0';
57         D <= "000011101";
58         wait for 10 ns;
59
60         ini <= '1';
```


```
61     wait for 110 ns;
62
63     ini <= '0';
64     clr <= '1';
65     wait for 10 ns;
66
67     clr <= '0';
68     D <= "000010000";
69     wait for 10 ns;
70
71     ini <= '1';
72     wait for 110 ns;
73
74     ini <= '0';
75     clr <= '1';
76     wait for 10 ns;
77
78     clr <= '0';
79     D <= "100001000";
80     wait for 10 ns;
81
82     ini <= '1';
83     wait for 110 ns;
84
85     ini <= '0';
86     clr <= '1';
87     wait for 10 ns;
88
89     clr <= '0';
90     D <= "000000000";
91     wait for 10 ns;
92
93     ini <= '1';
94     wait;
95 end process;
96 end Behavioral;
```

3. Simulación


3.1. Unidad de Control




3.2. Registro



3.3. Contador



3.4. Cartas ASM







4. Diagramas RTL

4.1. Análisis RTL


4.1.1. Unidad de Control




4.1.2. Registro




4.1.3. Contador



4.1.4. Decodificador



4.1.5. Multiplexor



4.1.6. Cartas ASM

Diagrama comprimido






Diagrama expandido




4.2. Synthesis


4.2.1. Unidad de Control




4.2.2. Registro




4.2.3. Contador



4.2.4. Decodificador



4.2.5. Multiplexor



4.2.6. Cartas ASM

Diagrama comprimido




Diagrama expandido

