



Instituto Politécnico Nacional

Escuela Superior de Cómputo

## Práctica 10 - Pila Hardware 2

Unidad de aprendizaje: Arquitectura de Computadoras

Grupo: 3CV1

*Alumno(a):*

Ramos Diaz Enrique

*Profesor(a):*

Vega García Nayeli

17 de mayo 2020

# Índice

<b>1</b>	<b>Código de implementación</b>	<b>2</b>
<b>2</b>	<b>Código de simulación</b>	<b>3</b>
<b>3</b>	<b>Simulación</b>	<b>5</b>
3.1	Programa a "ejecutar"	5
3.2	Archivo entrada: Estimulos.txt	6
3.3	Forma de onda de simulación	6
3.4	Archivo salida: Resultado.txt	7
<b>4</b>	<b>Diagramas RTL</b>	<b>7</b>
4.1	Análisis RTL	7
4.2	Synthesis	8

# 1. Código de implementación

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_arith.ALL;
4  use IEEE.STD_LOGIC_unsigned.ALL;
5
6  entity Pila is
7      generic ( m : integer := 16;
8                n : integer := 3);
9      Port ( PCin : in STD_LOGIC_VECTOR (m-1 downto 0);
10            clk, clr, wpc, up, dw : in STD_LOGIC;
11            PCout : out STD_LOGIC_VECTOR (m-1 downto 0);
12            SPout : out STD_LOGIC_VECTOR (n-1 downto 0));
13  end Pila;
14
15  architecture Behavioral of Pila is
16      type banco is array (0 to (2**n)-1) of STD_LOGIC_VECTOR(m-1 downto 0);
17      signal aux : banco;
18  begin
19      process(clk, clr, aux)
20          variable SP : integer range 0 to (2**n)-1;
21      begin
22          if (clr = '1') then
23              SP := 0;
24              aux <= (others => (others => '0'));
25          elsif (rising_edge(clk)) then
26              if (wpc = '0' and up = '0' and dw = '0') then
27                  aux(SP) <= aux(SP) + 1;
28              elsif (wpc = '1' and up = '0' and dw = '0') then
29                  aux(SP) <= PCin;
30              elsif (wpc = '1' and up = '1' and dw = '0') then
31                  SP := SP + 1;
32                  if(SP = 2**n) then
33                      SP := 0;
34                  end if;
35                  aux(SP) <= PCin;
36              elsif (wpc = '0' and up = '0' and dw = '1') then
37                  SP := SP - 1;
38                  if(SP = -1) then
39                      SP := (2**n)-1;
40                  end if;
41                  aux(SP) <= aux(SP) + 1;
42              end if;

```

```

43         end if;
44         PCout <= aux(SP);
45         SPout <= conv_std_logic_vector(SP, n);
46     end process;
47 end Behavioral;

```

## 2. Código de simulación

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_arith.all;
4  use IEEE.STD_LOGIC_unsigned.ALL;
5  use IEEE.STD_LOGIC_TEXTIO.ALL;
6  use STD.TEXTIO.ALL;
7
8  entity test_bench is
9  end test_bench;
10
11 architecture Behavioral of test_bench is
12     component Pila is
13         Port ( PCin : in STD_LOGIC_VECTOR (15 downto 0);
14               clk, clr, wpc, up, dw : in STD_LOGIC;
15               PCout : out STD_LOGIC_VECTOR (15 downto 0);
16               SPout : out STD_LOGIC_VECTOR (2 downto 0));
17     end component;
18
19     signal PCin : STD_LOGIC_VECTOR (15 downto 0) := (others => '0');
20     signal clk, clr, wpc, up, dw : STD_LOGIC;
21     signal PCout : STD_LOGIC_VECTOR (15 downto 0);
22     signal SPout : STD_LOGIC_VECTOR (2 downto 0);
23 begin
24     stack: Pila Port map (
25         PCin => PCin,
26         clk => clk,
27         clr => clr,
28         wpc => wpc,
29         up => up,
30         dw => dw,
31         PCout => PCout,
32         SPout => SPout
33     );
34
35     reloj : process begin

```

```

36     clk <= '0';
37     wait for 5 ns;
38     clk <= '1';
39     wait for 5 ns;
40 end process;
41
42 process
43     file arch_res : text;    --Apuntadores tipo
        ↪ txt
44     variable linea_res : line;
45     variable var_pc_out : STD_LOGIC_VECTOR (15 downto 0);
46
47     file arch_en : text; --Apuntadores tipo txt
48     variable linea_en: line;
49     variable var_pc_in : STD_LOGIC_VECTOR (15 downto 0);
50     variable var_clr : STD_LOGIC;
51     variable var_wpc : STD_LOGIC;
52     variable var_up : STD_LOGIC;
53     variable var_dw : STD_LOGIC;
54     variable cadena : string (1 to 2);
55 begin
56     --- PCIN CLR WPC UP DW
57     file_open(arch_en, "Estimulos.txt", READ_MODE);
58
59     --- SP PC
60     file_open(arch_res, "Resultado.txt", WRITE_MODE);
61
62     cadena := "SP";
63     write(linea_res, cadena, right, cadena'LENGTH+1); --ESCRIBE LA cadena
        ↪ "SP"
64     cadena := "PC";
65     write(linea_res, cadena, right, cadena'LENGTH+1); --ESCRIBE LA cadena
        ↪ "PC"
66
67     writeline(arch_res, linea_res); -- escribe la linea en el archivo
68
69     for i in 1 to 25 loop
70         readline(arch_en, linea_en); -- lee una linea completa
71         --- PCIN CLR WPC UP DW
72
73         --Lee PCIN
74         Hread(linea_en, var_pc_in);
75         PCin <= var_pc_in;
76

```

```

77      --Lee CLR
78      read(linea_en, var_clr);
79      clr <= var_clr;
80
81      --Lee WPC
82      read(linea_en, var_wpc);
83      wpc <= var_wpc;
84
85      --Lee UP
86      read(linea_en, var_up);
87      up <= var_up;
88
89      --Lee DW
90      read(linea_en, var_dw);
91      dw <= var_dw;
92
93      wait until rising_edge(clk); --ESPERA AL FLANCO DE SUBIDA
94      var_pc_out := PCout;
95
96      --- SP PC
97      Hwrite(linea_res, SPout, right, 3);--ESCRIBE EL CAMPO SP
98      Hwrite(linea_res, var_pc_out, right, 5);--ESCRIBE EL CAMPO PCOUT
99
100     writeline(arch_res, linea_res);-- escribe la linea en el archivo
101     end loop;
102     file_close(arch_en);  -- cierra el archivo
103     file_close(arch_res); -- cierra el archivo
104     wait;
105     end process;
106 end Behavioral;

```

### 3. Simulación

#### 3.1. Programa a "ejecutar"

1	LI R6, #87	9	CALL 100
2	LI R8, #90	10	ADD R8, R2, R3
3	B 34	11	SUB R1, R2, R3
4	ADD R8, R2, R3	12	LI R6, #87
5	SUB R1, R2, R3	13	RET
6	CALL 0x61	14	SUB R1, R2, R3
7	LI R6, #87	15	LI R6, #87
8	LI R8, #90	16	RET

```

17 B 300
18 CALL 889
19 ADD R8, R2, R3
20 SUB R1, R2, R3
21 LI R6, #87
22 RET
23 RET

```

### 3.2. Archivo entrada: Estimulos.txt

```

1 --- PCIN CLR WPC UP DW
2 0000 1 0 0 0
3 0000 0 0 0 0
4 0000 0 0 0 0
5 0022 0 1 0 0
6 0000 0 0 0 0
7 0000 0 0 0 0
8 0061 0 1 1 0
9 0000 0 0 0 0
10 0000 0 0 0 0
11 0064 0 1 1 0
12 0000 0 0 0 0
13 0000 0 0 0 0
14 0000 0 0 0 0
15 0000 0 0 0 1
16 0000 0 0 0 0
17 0000 0 0 0 0
18 0000 0 0 0 1
19 012c 0 1 0 0
20 0379 0 1 1 0
21 0000 0 0 0 0
22 0000 0 0 0 0
23 0000 0 0 0 0
24 0000 0 0 0 1
25 0000 0 0 0 1

```

### 3.3. Forma de onda de simulación




### 3.4. Archivo salida: Resultado.txt

1	SP PC	14	2 0066
2	0 0000	15	2 0067
3	0 0000	16	1 0064
4	0 0001	17	1 0065
5	0 0002	18	1 0066
6	0 0022	19	0 0025
7	0 0023	20	0 012C
8	0 0024	21	1 0379
9	1 0061	22	1 037A
10	1 0062	23	1 037B
11	1 0063	24	1 037C
12	2 0064	25	0 012D
13	2 0065	26	7 0001

## 4. Diagramas RTL

### 4.1. Análisis RTL





## 4.2. Synthesis

