



Instituto Politécnico Nacional

Escuela Superior de Cómputo

Práctica 11 - Pila Hardware y Memoria de Programa

Unidad de aprendizaje: Arquitectura de Computadoras

Grupo: 3CV1

Alumno(a):

Ramos Diaz Enrique

Profesor(a):

Vega García Nayeli

18 de mayo 2020

Índice

1	Código de implementación	2
1.1	Pila de Hardware	2
1.2	Memoria de Programa	3
1.3	Pila de Hardware y Memoria de Programa	5
2	Código de simulación	6
3	Simulación	10
3.1	Programa a "ejecutar"	10
3.2	Archivo entrada: Estimulos.txt	10
3.3	Forma de onda de simulación	11
3.4	Archivo salida: Resultado.txt	12
4	Diagramas RTL	12
4.1	Análisis RTL	12
4.1.1	Pila de Hardware	12
4.1.2	Memoria de Programa	13
4.1.3	Pila de Hardware y Memoria de Programa Comprimido	13
4.1.4	Pila de Hardware y Memoria de Programa Expandido	13
4.2	Synthesis	14
4.2.1	Pila de Hardware	14
4.2.2	Memoria de Programa	15
4.2.3	Pila de Hardware y Memoria de Programa Comprimido	16
4.2.4	Pila de Hardware y Memoria de Programa Expandido	17

1. Código de implementación

1.1. Pila de Hardware

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_arith.ALL;
4  use IEEE.STD_LOGIC_unsigned.ALL;
5
6  entity Pila is
7      generic ( m : integer := 16; --tam PC
8                n : integer := 3); --tam SP
9      Port ( PCin : in STD_LOGIC_VECTOR (m-1 downto 0);
10            clk, clr, wpc, up, dw : in STD_LOGIC;
11            PCout : out STD_LOGIC_VECTOR (m-1 downto 0);
12            SPout : out STD_LOGIC_VECTOR (n-1 downto 0));
13  end Pila;
14
15  architecture Behavioral of Pila is
16      type banco is array (0 to (2**n)-1) of STD_LOGIC_VECTOR(m-1 downto 0);
17      signal aux : banco;
18  begin
19      process(clk, clr, aux)
20          variable SP : integer range 0 to (2**n)-1;
21      begin
22          if (clr = '1') then
23              SP := 0;
24              aux <= (others => (others => '0'));
25          elsif (rising_edge(clk)) then
26              if (wpc = '0' and up = '0' and dw = '0') then
27                  aux(SP) <= aux(SP) + 1;
28              elsif (wpc = '1' and up = '0' and dw = '0') then
29                  aux(SP) <= PCin;
30              elsif (wpc = '1' and up = '1' and dw = '0') then
31                  SP := SP + 1;
32                  if(SP = 2**n) then
33                      SP := 0;
34                  end if;
35                  aux(SP) <= PCin;
36              elsif (wpc = '0' and up = '0' and dw = '1') then
37                  SP := SP - 1;
38                  if(SP = -1) then
39                      SP := (2**n)-1;
40                  end if;

```

```

41         aux(SP) <= aux(SP) + 1;
42     end if;
43 end if;
44 PCout <= aux(SP);
45 SPout <= conv_std_logic_vector(SP, n);
46 end process;
47 end Behavioral;

```

1.2. Memoria de Programa

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_arith.ALL;
4  use IEEE.STD_LOGIC_unsigned.ALL;
5
6  entity MemoriaPrograma is
7      generic ( m : integer := 10; --tam PC
8                n : integer := 25); --tam Instruccion
9      Port ( pc : in STD_LOGIC_VECTOR (m-1 downto 0);
10            inst : out STD_LOGIC_VECTOR (n-1 downto 0));
11 end MemoriaPrograma;
12
13 architecture Behavioral of MemoriaPrograma is
14     --Instrucciones tipo R
15     constant tipoR : STD_LOGIC_VECTOR (4 downto 0) := "00000";
16     --Carga y Almacenamiento
17     constant LI : STD_LOGIC_VECTOR (4 downto 0) := "00001";
18     constant LWI : STD_LOGIC_VECTOR (4 downto 0) := "00010";
19     constant LW : STD_LOGIC_VECTOR (4 downto 0) := "10111";
20     constant SWI : STD_LOGIC_VECTOR (4 downto 0) := "00011";
21     constant SW : STD_LOGIC_VECTOR (4 downto 0) := "00100";
22     --Aritmticas
23     constant ADDI : STD_LOGIC_VECTOR (4 downto 0) := "00101";
24     constant SUBI : STD_LOGIC_VECTOR (4 downto 0) := "00110";
25     --Identificador Aritmticas R
26     constant ADD : STD_LOGIC_VECTOR (3 downto 0) := "0000";
27     constant SUB : STD_LOGIC_VECTOR (3 downto 0) := "0001";
28     --Logicas
29     constant ANDI : STD_LOGIC_VECTOR (4 downto 0) := "00111";
30     constant ORI : STD_LOGIC_VECTOR (4 downto 0) := "01000";
31     constant XORI : STD_LOGIC_VECTOR (4 downto 0) := "01001";
32     constant NANDI : STD_LOGIC_VECTOR (4 downto 0) := "01010";
33     constant NORI : STD_LOGIC_VECTOR (4 downto 0) := "01011";

```

```

34     constant XNORI : STD_LOGIC_VECTOR (4 downto 0) := "01100";
35     --Identificador Logicas R
36     constant ANDR : STD_LOGIC_VECTOR (3 downto 0) := "0010";
37     constant ORR : STD_LOGIC_VECTOR (3 downto 0) := "0011";
38     constant XORR : STD_LOGIC_VECTOR (3 downto 0) := "0100";
39     constant NANDR : STD_LOGIC_VECTOR (3 downto 0) := "0101";
40     constant NORR : STD_LOGIC_VECTOR (3 downto 0) := "0110";
41     constant XNORR : STD_LOGIC_VECTOR (3 downto 0) := "0111";
42     constant NOTR : STD_LOGIC_VECTOR (3 downto 0) := "1000";
43     --Identificador Corrimiento R
44     constant SLLR : STD_LOGIC_VECTOR (3 downto 0) := "1001";
45     constant SRLR : STD_LOGIC_VECTOR (3 downto 0) := "1010";
46     constant OPR : STD_LOGIC_VECTOR (4 downto 0) := "00000";
47     --Saltos Condicionales e Incondicionales
48     constant BEQI : STD_LOGIC_VECTOR (4 downto 0) := "01101";
49     constant BNEI : STD_LOGIC_VECTOR (4 downto 0) := "01110";
50     constant BLTI : STD_LOGIC_VECTOR (4 downto 0) := "01111";
51     constant BLETI : STD_LOGIC_VECTOR (4 downto 0) := "10000";
52     constant BGTI : STD_LOGIC_VECTOR (4 downto 0) := "10001";
53     constant BGETI : STD_LOGIC_VECTOR (4 downto 0) := "10010";
54     constant B : STD_LOGIC_VECTOR (4 downto 0) := "10011";
55     --Manejo de Subrutinas
56     constant CALL : STD_LOGIC_VECTOR (4 downto 0) := "10100";
57     constant RET : STD_LOGIC_VECTOR (4 downto 0) := "10101";
58     --Otros
59     constant NOP : STD_LOGIC_VECTOR (4 downto 0) := "10110";
60     constant SU : STD_LOGIC_VECTOR (3 downto 0) := "0000"; -- sin usar
61     --Registros
62     constant R0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
63     constant R1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
64     constant R2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
65     constant R3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
66     constant R4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
67     constant R5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
68     constant R6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
69     constant R7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
70     constant R8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
71     constant R9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
72     constant R10 : STD_LOGIC_VECTOR (3 downto 0) := "1010";
73     constant R11 : STD_LOGIC_VECTOR (3 downto 0) := "1011";
74     constant R12 : STD_LOGIC_VECTOR (3 downto 0) := "1100";
75     constant R13 : STD_LOGIC_VECTOR (3 downto 0) := "1101";
76     constant R14 : STD_LOGIC_VECTOR (3 downto 0) := "1110";
77     constant R15 : STD_LOGIC_VECTOR (3 downto 0) := "1111";

```

```

78
79  type banco is array (0 to (2**m)-1) of STD_LOGIC_VECTOR(n-1 downto 0);
80  constant aux : banco := (
81      "000000000000000000000000",
82      LI & R6 & x"0057",           --LI    R6, #87
83      LI & R8 & x"005a",           --LI    R8, #90
84      tipoR & R8 & R2 & R3 & SU & ADD, --ADD   R8, R2, R3
85      tipoR & R1 & R2 & R3 & SU & SUB, --SUB   R1, R2, R3
86      CALL & SU & x"0009",         --CALL  0x09
87      LI & R6 & x"0057",           --LI    R6, #87
88      LI & R8 & x"005a",           --LI    R8, #90
89      CALL & SU & x"000D",         --CALL  13
90      tipoR & R8 & R2 & R3 & SU & ADD, --ADD   R8, R2, R3
91      tipoR & R1 & R2 & R3 & SU & SUB, --SUB   R1, R2, R3
92      LI & R6 & x"0057",           --LI    R6, #87
93      RET & SU & SU & SU & SU & SU,  --RET
94      tipoR & R1 & R2 & R3 & SU & SUB, --SUB   R1, R2, R3
95      LI & R6 & x"0057",           --LI    R6, #87
96      RET & SU & SU & SU & SU & SU,  --RET
97      B & SU & x"0012",            --B 18
98      NOP & SU & SU & SU & SU & SU,  --NOP
99      NOP & SU & SU & SU & SU & SU,  --NOP
100     B & SU & x"0011",            --B 17
101     others => (others => '0')
102 );
103 begin
104     inst <= aux(conv_integer(pc));
105 end Behavioral;

```

1.3. Pila de Hardware y Memoria de Programa

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity Pila_MemPrograma is
5      generic ( m : integer := 10; --tam PC
6                m1 : integer := 16; --tam PCin
7                n : integer := 3;  --tam SP
8                tam_inst : integer := 25); --tam Instruccion
9      Port ( PCin : in STD_LOGIC_VECTOR (m1-1 downto 0);
10            clk, clr, wpc, up, dw : in STD_LOGIC;
11            PCout : out STD_LOGIC_VECTOR (m1-1 downto 0);
12            SPout : out STD_LOGIC_VECTOR (n-1 downto 0);

```

```

13         inst : out STD_LOGIC_VECTOR (tam_inst-1 downto 0));
14 end Pila_MemPrograma;
15
16 architecture Behavioral of Pila_MemPrograma is
17     component MemoriaPrograma is
18         Port ( pc : in STD_LOGIC_VECTOR (m-1 downto 0);
19               inst : out STD_LOGIC_VECTOR (tam_inst-1 downto 0));
20     end component;
21
22     component Pila is
23         Port ( PCin : in STD_LOGIC_VECTOR (m1-1 downto 0);
24               clk, clr, wpc, up, dw : in STD_LOGIC;
25               PCout : out STD_LOGIC_VECTOR (m1-1 downto 0);
26               SPout : out STD_LOGIC_VECTOR (n-1 downto 0));
27     end component;
28
29     signal aux_pc : STD_LOGIC_VECTOR (m1-1 downto 0);
30 begin
31     stack : Pila Port map (
32         PCin => PCin,
33         clk => clk,
34         clr => clr,
35         wpc => wpc,
36         up => up,
37         dw => dw,
38         PCout => aux_pc,
39         SPout => SPout
40     );
41
42     mp : MemoriaPrograma Port map (
43         pc => aux_pc(9 downto 0),
44         inst => inst
45     );
46
47     PCout <= aux_pc;
48 end Behavioral;

```

2. Código de simulación

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.STD_LOGIC_arith.all;
4 use IEEE.STD_LOGIC_unsigned.ALL;

```

```
5 use IEEE.STD_LOGIC_TEXTIO.ALL;
6 use STD.TEXTIO.ALL;
7
8 entity test_bench is
9 end test_bench;
10
11 architecture Behavioral of test_bench is
12     component Pila_MemPrograma is
13         Port ( PCin : in STD_LOGIC_VECTOR (15 downto 0);
14               clk, clr, wpc, up, dw : in STD_LOGIC;
15               PCout : out STD_LOGIC_VECTOR (15 downto 0);
16               SPout : out STD_LOGIC_VECTOR (2 downto 0);
17               inst : out STD_LOGIC_VECTOR (24 downto 0));
18     end component;
19
20     signal PCin : STD_LOGIC_VECTOR (15 downto 0) := (others => '0');
21     signal clk, clr, wpc, up, dw : STD_LOGIC;
22     signal PCout : STD_LOGIC_VECTOR (15 downto 0) := (others => '0');
23     signal SPout : STD_LOGIC_VECTOR (2 downto 0) := (others => '0');
24     signal inst : STD_LOGIC_VECTOR (24 downto 0) := (others => '0');
25 begin
26     stack_mp: Pila_MemPrograma Port map (
27         PCin => PCin,
28         clk => clk,
29         clr => clr,
30         wpc => wpc,
31         up => up,
32         dw => dw,
33         PCout => PCout,
34         SPout => SPout,
35         inst => inst
36     );
37
38     reloj : process begin
39         clk <= '0';
40         wait for 5 ns;
41         clk <= '1';
42         wait for 5 ns;
43     end process;
44
45     process
46         file arch_res : text;    --Apuntadores tipo
47         ↪ txt
48         variable linea_res : line;
```



```

48     variable var_pc_out : STD_LOGIC_VECTOR (9 downto 0);
49     variable var_sp_out : STD_LOGIC_VECTOR (2 downto 0);
50     variable var_inst : STD_LOGIC_VECTOR (24 downto 0);
51
52     file arch_en : text; --Apuntadores tipo txt
53     variable linea_en: line;
54     variable var_pc_in : STD_LOGIC_VECTOR (15 downto 0);
55     variable var_clr : STD_LOGIC;
56     variable var_wpc : STD_LOGIC;
57     variable var_up : STD_LOGIC;
58     variable var_dw : STD_LOGIC;
59     variable cadena : string (1 to 6);
60     begin
61         --- PCIN CLR WPC UP DW
62         file_open(arch_en, "Estimulos.txt", READ_MODE);
63
64         --- SP PC OPCODE 19..16 15..12 11..8 7..4 3..0
65         file_open(arch_res, "Resultado.txt", WRITE_MODE);
66
67         cadena := "SP      ";
68         write(linea_res, cadena, left, cadena'LENGTH+1);--ESCRIBE LA cadena
69         ↪ "SP"
70         cadena := "PC      ";
71         write(linea_res, cadena, left, cadena'LENGTH+1);--ESCRIBE LA cadena
72         ↪ "PC"
73         cadena := "OPCODE";
74         write(linea_res, cadena, left, cadena'LENGTH+1);--ESCRIBE LA cadena
75         ↪ "OPCODE"
76         cadena := "19..16";
77         write(linea_res, cadena, left, cadena'LENGTH+1);--ESCRIBE LA cadena
78         ↪ "19..16"
79         cadena := "15..12";
80         write(linea_res, cadena, left, cadena'LENGTH+1);--ESCRIBE LA cadena
81         ↪ "15..12"
82         cadena := " 11..8";
83         write(linea_res, cadena, left, cadena'LENGTH+1);--ESCRIBE LA cadena
84         ↪ "11..8"
85         cadena := " 7..4";
86         write(linea_res, cadena, left, cadena'LENGTH+1);--ESCRIBE LA cadena
87         ↪ "7..4"
88         cadena := " 3..0";
89         write(linea_res, cadena, left, cadena'LENGTH+1);--ESCRIBE LA cadena
90         ↪ "3..0"

```

```

84     writeline(arch_res, linea_res);-- escribe la linea en el archivo
85
86     for i in 1 to 20 loop
87         readline(arch_en, linea_en); -- lee una linea completa
88         --- PCIN CLR WPC UP DW
89
90         --Lee PCIN
91         Hread(linea_en, var_pc_in);
92         PCin <= var_pc_in;
93
94         --Lee CLR
95         read(linea_en, var_clr);
96         clr <= var_clr;
97
98         --Lee WPC
99         read(linea_en, var_wpc);
100        wpc <= var_wpc;
101
102        --Lee UP
103        read(linea_en, var_up);
104        up <= var_up;
105
106        --Lee DW
107        read(linea_en, var_dw);
108        dw <= var_dw;
109
110        wait until rising_edge(clk); --ESPERA AL FLANCO DE SUBIDA
111        wait for 0.1 ns;
112        var_inst := inst;
113        var_pc_out := PCout(9 downto 0);
114        var_sp_out := SPout;
115
116        --- SP PC OPCODE 19..16 15..12 11..8 7..4 3..0
117        Hwrite(linea_res, var_sp_out, left, 7);--ESCRIBE EL CAMPO SP
118        Hwrite(linea_res, var_pc_out, left, 8);--ESCRIBE EL CAMPO PC
119        write(linea_res, var_inst(24 downto 20), left, 8);--ESCRIBE EL
120        ↪ CAMPO OPCODE
121        write(linea_res, var_inst(19 downto 16), left, 7);--ESCRIBE EL
122        ↪ CAMPO 19..16
123        write(linea_res, var_inst(15 downto 12), left, 7);--ESCRIBE EL
124        ↪ CAMPO 15..12
125        write(linea_res, var_inst(11 downto 8), left, 7);--ESCRIBE EL
126        ↪ CAMPO 11..8

```

```

123         write(linea_res, var_inst(7 downto 4), left, 7);--ESCRIBE EL
           ↳ CAMPO 7 .. 4
124         write(linea_res, var_inst(3 downto 0), left, 7);--ESCRIBE EL
           ↳ CAMPO 3 .. 0

125
126         writeline(arch_res, linea_res);-- escribe la linea en el archivo
127     end loop;
128     file_close(arch_en);  -- cierra el archivo
129     file_close(arch_res); -- cierra el archivo
130     wait;
131 end process;
132 end Behavioral;

```

3. Simulación

3.1. Programa a "ejecutar"

1	LI R6, #87	11	LI R6, #87
2	LI R8, #90	12	RET
3	ADD R8, R2, R3	13	SUB R1, R2, R3
4	SUB R1, R2, R3	14	LI R6, #87
5	CALL 0x09	15	RET
6	LI R6, #87	16	B 18
7	LI R8, #90	17	NOP
8	CALL 13	18	NOP
9	ADD R8, R2, R3	19	B 17
10	SUB R1, R2, R3		

3.2. Archivo entrada: Estimulos.txt

1	--- PCIN CLR WPC UP DW	12	0000 0 0 0 0
2	0000 1 0 0 0	13	0000 0 0 0 0
3	0000 0 0 0 0	14	0000 0 0 0 1
4	0000 0 0 0 0	15	0000 0 0 0 0
5	0000 0 0 0 0	16	0000 0 0 0 0
6	0000 0 0 0 0	17	0000 0 0 0 1
7	0009 0 1 1 0	18	0012 0 1 0 0
8	0000 0 0 0 0	19	0000 0 0 0 0
9	0000 0 0 0 0	20	0000 0 0 0 0
10	000D 0 1 1 0	21	0011 0 1 0 0
11	0000 0 0 0 0		

3.3. Forma de onda de simulación




3.4. Archivo salida: Resultado.txt

	SP	PC	OPCODE	19..16	15..12	11..8	7..4	3..0
1	0	000	00000	0000	0000	0000	0000	0000
2	0	001	00001	0110	0000	0000	0101	0111
3	0	002	00001	1000	0000	0000	0101	1010
4	0	003	00000	1000	0010	0011	0000	0000
5	0	004	00000	0001	0010	0011	0000	0001
6	1	009	00000	1000	0010	0011	0000	0000
7	1	00A	00000	0001	0010	0011	0000	0001
8	1	00B	00001	0110	0000	0000	0101	0111
9	2	00D	00000	0001	0010	0011	0000	0001
10	2	00E	00001	0110	0000	0000	0101	0111
11	2	00F	10101	0000	0000	0000	0000	0000
12	2	010	10011	0000	0000	0000	0001	0010
13	1	00C	10101	0000	0000	0000	0000	0000
14	1	00D	00000	0001	0010	0011	0000	0001
15	1	00E	00001	0110	0000	0000	0101	0111
16	0	005	10100	0000	0000	0000	0000	1001
17	0	012	10110	0000	0000	0000	0000	0000
18	0	013	10011	0000	0000	0000	0001	0001
19	0	014	00000	0000	0000	0000	0000	0000
20	0	011	10110	0000	0000	0000	0000	0000
21	0	011	10110	0000	0000	0000	0000	0000


4. Diagramas RTL

4.1. Análisis RTL


4.1.1. Pila de Hardware




4.1.2. Memoria de Programa



4.1.3. Pila de Hardware y Memoria de Programa Comprimido




4.1.4. Pila de Hardware y Memoria de Programa Expandido




4.2. Synthesis


4.2.1. Pila de Hardware



4.2.2. Memoria de Programa



4.2.3. Pila de Hardware y Memoria de Programa Comprimido



4.2.4. Pila de Hardware y Memoria de Programa Expandido

