



# Instituto Politécnico Nacional Escuela Superior de Cómputo

# Práctica 10 - Pila Hardware 2

Unidad de aprendizaje: Arquitectura de Computadoras

Grupo: 3CV1

Alumno(a):
Ramos Diaz Enrique

Profesor(a): Vega García Nayeli

# Índice

1	Código de implementación	2
2	Código de simulación	3
3	Simulación	
	3.1 Programa a "ejecutar"	5
	3.2 Archivo entrada: Estimulos.txt	6
	3.3 Forma de onda de simulación	6
	3.4 Archivo salida: Resultado.txt	7
4	Diagramas RTL	
	4.1 Análisis RTL	7
	4.2 Synthesis	8

### 1. Código de implementación

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_arith.ALL;
   use IEEE.STD_LOGIC_unsigned.ALL;
   entity Pila is
       generic ( m : integer := 16;
                 n : integer := 3);
       Port ( PCin : in STD_LOGIC_VECTOR (m-1 downto 0);
              clk, clr, wpc, up, dw : in STD_LOGIC;
10
              PCout : out STD_LOGIC_VECTOR (m-1 downto 0);
11
              SPout : out STD_LOGIC_VECTOR (n-1 downto 0));
12
   end Pila;
13
14
   architecture Behavioral of Pila is
15
       type banco is array (0 to (2**n)-1) of STD_LOGIC_VECTOR(m-1 downto 0);
       signal aux : banco;
17
   begin
18
       process(clk, clr, aux)
19
           variable SP : integer range 0 to (2**n)-1;
20
       begin
21
           if (clr = '1') then
               SP := 0;
23
                aux <= (others => (others => '0'));
           elsif (rising_edge(clk)) then
                if (wpc = '0' and up = '0' and dw = '0') then
                    aux(SP) \le aux(SP) + 1;
               elsif (wpc = '1' and up = '0' and dw = '0') then
                    aux(SP) <= PCin;</pre>
                elsif (wpc = '1' and up = '1' and dw = '0') then
                    SP := SP + 1;
31
                    if(SP = 2**n) then
                        SP := 0;
                    end if;
                    aux(SP) <= PCin;</pre>
35
                elsif (wpc = '0' and up = '0' and dw = '1') then
36
                    SP := SP - 1;
                    if(SP = -1) then
                        SP := (2**n)-1;
                    end if;
                    aux(SP) \le aux(SP) + 1;
41
                end if;
42
```

```
end if;
PCout <= aux(SP);
SPout <= conv_std_logic_vector(SP, n);
end process;
end Behavioral;
```

## 2. Código de simulación

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_arith.all;
  use IEEE.STD_LOGIC_unsigned.ALL;
   use IEEE.STD_LOGIC_TEXTIO.ALL;
   use STD.TEXTIO.ALL;
   entity test_bench is
   end test_bench;
   architecture Behavioral of test_bench is
11
       component Pila is
12
           Port ( PCin : in STD_LOGIC_VECTOR (15 downto 0);
                   clk, clr, wpc, up, dw : in STD_LOGIC;
                   PCout : out STD_LOGIC_VECTOR (15 downto 0);
15
                   SPout : out STD_LOGIC_VECTOR (2 downto 0));
       end component;
17
       signal PCin : STD_LOGIC_VECTOR (15 downto 0) := (others => '0');
19
       signal clk, clr, wpc, up, dw : STD_LOGIC;
20
       signal PCout : STD_LOGIC_VECTOR (15 downto 0);
21
       signal SPout : STD_LOGIC_VECTOR (2 downto 0);
22
   begin
23
       stack: Pila Port map (
24
           PCin => PCin,
25
           clk => clk,
26
           clr => clr,
           wpc => wpc,
           up => up,
29
           dw => dw,
30
           PCout => PCout,
31
           SPout => SPout
32
       );
       reloj : process begin
35
```

```
clk <= '0';
36
           wait for 5 ns;
37
           clk <= '1';
38
           wait for 5 ns;
39
       end process;
41
       process
42
           file arch_res : text; --Apuntadores tipo
            → txt
           variable linea_res : line;
44
           variable var_pc_out : STD_LOGIC_VECTOR (15 downto 0);
           file arch_en : text; --Apuntadores tipo txt
47
           variable linea_en: line;
           variable var_pc_in : STD_LOGIC_VECTOR (15 downto 0);
           variable var_clr : STD_LOGIC;
50
           variable var_wpc : STD_LOGIC;
           variable var_up : STD_LOGIC;
           variable var_dw : STD_LOGIC;
53
           variable cadena : string (1 to 2);
       begin
55
            --- PCIN CLR WPC UP DW
56
           file_open(arch_en, "Estimulos.txt", READ_MODE);
           --- SP PC
59
           file_open(arch_res, "Resultado.txt", WRITE_MODE);
           cadena := "SP";
62
           write(linea_res, cadena, right, cadena'LENGTH+1); -- ESCRIBE LA cadena
            → "SP"
           cadena := "PC";
64
           write(linea_res, cadena, right, cadena'LENGTH+1); -- ESCRIBE LA cadena
            → "PC"
66
           writeline(arch_res, linea_res); -- escribe la linea en el archivo
           for i in 1 to 25 loop
69
               readline(arch_en, linea_en); -- lee una linea completa
                --- PCIN CLR WPC UP DW
71
72
               --Lee PCIN
               Hread(linea_en, var_pc_in);
74
               PCin <= var_pc_in;</pre>
75
76
```

```
--Lee CLR
77
                read(linea_en, var_clr);
78
                clr <= var_clr;</pre>
79
80
                --Lee WPC
                read(linea_en, var_wpc);
                wpc <= var_wpc;</pre>
83
                 --Lee UP
                read(linea_en, var_up);
86
                up <= var_up;
                --Lee DW
89
                read(linea_en, var_dw);
                dw <= var_dw;</pre>
92
                wait until rising_edge(clk); --ESPERA AL FLANCO DE SUBIDA
                var_pc_out := PCout;
                --- SP PC
                Hwrite(linea_res, SPout, right, 3); --ESCRIBE EL CAMPO SP
97
                Hwrite(linea_res, var_pc_out, right, 5); -- ESCRIBE EL CAMPO PCOUT
98
                writeline(arch_res, linea_res); -- escribe la linea en el archivo
100
            end loop;
101
            file_close(arch_en); -- cierra el archivo
            file_close(arch_res); -- cierra el archivo
103
            wait;
104
        end process;
105
   end Behavioral;
```

### 3. Simulación

### 3.1. Programa a "ejecutar"

```
LI R6, #87
                                        CALL 100
LI R8, #90
                                        ADD R8, R2, R3
B 34
                                         SUB R1, R2, R3
ADD R8, R2, R3
                                        LI R6, #87
SUB R1, R2, R3
                                         RET
CALL 0x61
                                         SUB R1, R2, R3
LI R6, #87
                                        LI R6, #87
LI R8, #90
                                        RET
```

17 B 300

21 LI R6, #87

18 CALL 889

22 RET


19 ADD R8, R2, R3

23 RET

20 SUB R1, R2, R3

#### 3.2. Archivo entrada: Estimulos.txt

### 3.3. Forma de onda de simulación




## 3.4. Archivo salida: Resultado.txt

1	SP	PC	14	2	0066
2	0	0000	15	2	0067
3	0	0000	16	1	0064
4	0	0001	17	1	0065
5	0	0002	18	1	0066
6	0	0022	19	0	0025
7	0	0023	20	0	012C
8	0	0024	21	1	0379
9	1	0061	22	1	037A
10	1	0062	23	1	037B
11	1	0063	24	1	037C
12	2	0064	25	0	012D
13	2	0065	26	7	0001

# 4. Diagramas RTL

## 4.1. Análisis RTL



## 4.2. Synthesis

