



# Instituto Politécnico Nacional Escuela Superior de Cómputo

# Práctica 11 - Pila Hardware y Memoria de Programa

Unidad de aprendizaje: Arquitectura de Computadoras

Grupo: 3CV1

Alumno(a):
Ramos Diaz Enrique

Profesor(a): Vega García Nayeli

## Índice

1	Código de implementación	2
	1.1 Pila de Hardware	2
	1.2 Memoria de Programa	3
	1.3 Pila de Hardware y Memoria de Programa	5
2	Código de simulación	6
3	Simulación	10
	3.1 Programa a "ejecutar"	10
	3.2 Archivo entrada: Estimulos.txt	10
	3.3 Forma de onda de simulación	11
	3.4 Archivo salida: Resultado.txt	12
4	Diagramas RTL	12
	4.1 Análisis RTL	12
	4.1.1 Pila de Hardware	12
	4.1.2 Memoria de Programa	13
	4.1.3 Pila de Hardware y Memoria de Programa Comprimido	13
	4.1.4 Pila de Hardware y Memoria de Programa Expandido	13
	4.2 Synthesis	14
	4.2.1 Pila de Hardware	14
	4.2.2 Memoria de Programa	15
		16
		17

### 1. Código de implementación

#### 1.1. Pila de Hardware

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_arith.ALL;
   use IEEE.STD_LOGIC_unsigned.ALL;
   entity Pila is
       generic ( m : integer := 16; --tam PC
                  n : integer := 3); --tam SP
       Port ( PCin : in STD_LOGIC_VECTOR (m-1 downto 0);
               clk, clr, wpc, up, dw : in STD_LOGIC;
10
               PCout : out STD_LOGIC_VECTOR (m-1 downto 0);
               SPout : out STD_LOGIC_VECTOR (n-1 downto 0));
12
   end Pila;
13
   architecture Behavioral of Pila is
15
       type banco is array (0 to (2**n)-1) of STD_LOGIC_VECTOR(m-1 downto 0);
16
       signal aux : banco;
   begin
18
       process(clk, clr, aux)
19
           variable SP : integer range 0 to (2**n)-1;
       begin
21
           if (clr = '1') then
                SP := 0;
                aux <= (others => (others => '0'));
           elsif (rising_edge(clk)) then
25
                if (wpc = '0' \text{ and } up = '0' \text{ and } dw = '0') then
                    aux(SP) \le aux(SP) + 1;
27
                elsif (wpc = '1' and up = '0' and dw = '0') then
                    aux(SP) <= PCin;</pre>
                elsif (wpc = '1' and up = '1' and dw = '0') then
30
                    SP := SP + 1;
31
                    if(SP = 2**n) then
                        SP := 0;
                    end if;
34
                    aux(SP) <= PCin;</pre>
                elsif (wpc = '0' and up = '0' and dw = '1') then
36
                    SP := SP - 1;
37
                    if (SP = -1) then
                        SP := (2**n)-1;
39
                    end if;
40
```

```
aux(SP) <= aux(SP) + 1;
aux(SP) <= aux(SP) + 1;
aux(SP) <= end if;
aux(SP);
FCout <= aux(SP);
SPout <= conv_std_logic_vector(SP, n);
aux(SP) <= conv_std_logic_vector(SP, n);
aux(SP) <= end if;
aux(SP) <= aux(SP) + 1;
aux(SP) <= aux(SP) <= aux(SP) <= aux(SP) <= aux(SP);
aux(SP) <= aux(SP) <= aux(SP) <= aux(SP) <= aux(SP);
aux(SP) <= aux(SP) <= aux(SP) <= aux(SP) <= aux(SP);
aux(SP) <= a
```

### 1.2. Memoria de Programa

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_arith.ALL;
  use IEEE.STD_LOGIC_unsigned.ALL;
  entity MemoriaPrograma is
       generic ( m : integer := 10; --tam PC
                 n : integer := 25); --tam Instruccion
      Port (pc : in STD_LOGIC_VECTOR (m-1 downto 0);
              inst : out STD_LOGIC_VECTOR (n-1 downto 0));
10
   end MemoriaPrograma;
11
12
   architecture Behavioral of MemoriaPrograma is
13
       --Instrucciones tipo R
       constant tipoR : STD_LOGIC_VECTOR (4 downto 0) := "000000";
15
       --Carga y Almacenamiento
16
       constant LI : STD_LOGIC_VECTOR (4 downto 0) := "00001";
       constant LWI : STD_LOGIC_VECTOR (4 downto 0) := "00010";
18
       constant LW : STD_LOGIC_VECTOR (4 downto 0) := "10111";
19
       constant SWI : STD_LOGIC_VECTOR (4 downto 0) := "00011";
       constant SW : STD_LOGIC_VECTOR (4 downto 0) := "00100";
21
       --Aritmticas
22
       constant ADDI : STD_LOGIC_VECTOR (4 downto 0) := "00101";
       constant SUBI : STD_LOGIC_VECTOR (4 downto 0) := "00110";
       --Identificador Aritmticas R
25
       constant ADD : STD_LOGIC_VECTOR (3 downto 0) := "0000";
       constant SUB : STD_LOGIC_VECTOR (3 downto 0) := "0001";
27
       --Logicas
28
       constant ANDI : STD_LOGIC_VECTOR (4 downto 0) := "00111";
       constant ORI : STD_LOGIC_VECTOR (4 downto 0) := "01000";
30
       constant XORI : STD_LOGIC_VECTOR (4 downto 0) := "01001";
31
       constant NANDI : STD_LOGIC_VECTOR (4 downto 0) := "01010";
       constant NORI : STD_LOGIC_VECTOR (4 downto 0) := "01011";
33
```

```
constant XNORI : STD_LOGIC_VECTOR (4 downto 0) := "01100";
34
       --Identificador Logicas R
35
       constant ANDR: STD_LOGIC_VECTOR (3 downto 0) := "0010";
36
       constant ORR : STD_LOGIC_VECTOR (3 downto 0) := "0011";
37
       constant XORR : STD_LOGIC_VECTOR (3 downto 0) := "0100";
       constant NANDR : STD_LOGIC_VECTOR (3 downto 0) := "0101";
       constant NORR : STD_LOGIC_VECTOR (3 downto 0) := "0110";
40
       constant XNORR : STD_LOGIC_VECTOR (3 downto 0) := "0111";
41
       constant NOTR : STD_LOGIC_VECTOR (3 downto 0) := "1000";
42
       --Identificador Corrimiento R
43
       constant SLLR : STD_LOGIC_VECTOR (3 downto 0) := "1001";
       constant SRLR : STD_LOGIC_VECTOR (3 downto 0) := "1010";
       constant OPR : STD_LOGIC_VECTOR (4 downto 0) := "00000";
46
       --Saltos Condicionales e Incondicionales
       constant BEQI : STD_LOGIC_VECTOR (4 downto 0) := "01101";
       constant BNEI : STD_LOGIC_VECTOR (4 downto 0) := "01110";
49
       constant BLTI : STD_LOGIC_VECTOR (4 downto 0) := "01111";
       constant BLETI : STD_LOGIC_VECTOR (4 downto 0) := "10000";
51
       constant BGTI : STD_LOGIC_VECTOR (4 downto 0) := "10001";
52
       constant BGETI : STD_LOGIC_VECTOR (4 downto 0) := "10010";
       constant B : STD_LOGIC_VECTOR (4 downto 0) := "10011";
54
       -- Manejo de Subrutinas
55
       constant CALL : STD_LOGIC_VECTOR (4 downto 0) := "10100";
       constant RET : STD_LOGIC_VECTOR (4 downto 0) := "10101";
57
58
       constant NOP : STD_LOGIC_VECTOR (4 downto 0) := "10110";
       constant SU : STD_LOGIC_VECTOR (3 downto 0) := "0000"; -- sin usar
60
       --Registros
61
       constant R0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
       constant R1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
63
       constant R2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
64
       constant R3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
       constant R4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
66
       constant R5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
67
       constant R6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
       constant R7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
69
       constant R8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
70
       constant R9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
       constant R10 : STD_LOGIC_VECTOR (3 downto 0) := "1010";
72
       constant R11 : STD_LOGIC_VECTOR (3 downto 0) := "1011";
73
       constant R12 : STD_LOGIC_VECTOR (3 downto 0) := "1100";
       constant R13 : STD_LOGIC_VECTOR (3 downto 0) := "1101";
75
       constant R14 : STD_LOGIC_VECTOR (3 downto 0) := "1110";
76
       constant R15 : STD_LOGIC_VECTOR (3 downto 0) := "1111";
77
```

```
78
       type banco is array (0 to (2**m)-1) of STD_LOGIC_VECTOR(n-1 downto 0);
79
       constant aux : banco := (
80
            "000000000000000000000000",
81
            LI & R6 & x"0057",
                                                   --LI
                                                           R6, #87
            LI & R8 & x"005a",
                                                   --LI
                                                           R8, #90
            tipoR & R8 & R2 & R3 & SU & ADD,
                                                   --ADD
                                                           R8, R2, R3
                                                   --SUB
            tipoR & R1 & R2 & R3 & SU & SUB,
                                                           R1, R2, R3
                                                   --CALL
                                                           0x09
            CALL & SU & x"0009",
            LI & R6 & x"0057",
                                                   --LI
                                                           R6, #87
            LI & R8 & x"005a",
                                                   --LI
                                                           R8, #90
            CALL & SU & x"000D",
                                                   --CALL
                                                           13
            tipoR & R8 & R2 & R3 & SU & ADD,
                                                   --ADD
                                                           R8, R2, R3
                                                   --SUB
            tipoR & R1 & R2 & R3 & SU & SUB,
                                                           R1, R2, R3
                                                   --LI
            LI & R6 & x"0057",
                                                           R6, #87
            RET & SU & SU & SU & SU & SU,
                                                   --RET
93
            tipoR & R1 & R2 & R3 & SU & SUB,
                                                  --SUB
                                                           R1, R2, R3
            LI & R6 & x"0057",
                                                           R6, #87
                                                   --LI
            RET & SU & SU & SU & SU & SU,
                                                   --RET
            B & SU & x"0012",
                                                   --В 18
            NOP & SU & SU & SU & SU & SU,
                                                   --NOP
            NOP & SU & SU & SU & SU & SU,
                                                   --NOP
99
            B & SU & x"0011",
                                                   --B 17
100
            others => (others => '0')
101
       );
102
   begin
103
       inst <= aux(conv_integer(pc));</pre>
104
   end Behavioral;
105
```

### 1.3. Pila de Hardware y Memoria de Programa

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Pila_MemPrograma is
generic ( m : integer := 10; --tam PC

m1 : integer := 16; --tam PCin

n : integer := 3; --tam SP

tam_inst : integer := 25); --tam Instruccion

Port ( PCin : in STD_LOGIC_VECTOR (m1-1 downto 0);

clk, clr, wpc, up, dw : in STD_LOGIC;

PCout : out STD_LOGIC_VECTOR (m1-1 downto 0);

SPout : out STD_LOGIC_VECTOR (m1-1 downto 0);
```

```
inst : out STD_LOGIC_VECTOR (tam_inst-1 downto 0));
13
   end Pila_MemPrograma;
14
15
   architecture Behavioral of Pila_MemPrograma is
16
       component MemoriaPrograma is
           Port ( pc : in STD_LOGIC_VECTOR (m-1 downto 0);
                   inst : out STD_LOGIC_VECTOR (tam_inst-1 downto 0));
       end component;
20
21
       component Pila is
22
           Port ( PCin : in STD_LOGIC_VECTOR (m1-1 downto 0);
                   clk, clr, wpc, up, dw : in STD_LOGIC;
                   PCout : out STD_LOGIC_VECTOR (m1-1 downto 0);
25
                   SPout : out STD_LOGIC_VECTOR (n-1 downto 0));
       end component;
27
       signal aux_pc : STD_LOGIC_VECTOR (m1-1 downto 0);
30
       stack : Pila Port map (
31
           PCin => PCin,
           clk => clk,
33
           clr => clr,
34
           wpc => wpc,
           up \Rightarrow up,
           dw => dw,
           PCout => aux_pc,
           SPout => SPout
39
       );
40
       mp : MemoriaPrograma Port map (
42
           pc => aux_pc(9 downto 0),
           inst => inst
       );
45
       PCout <= aux_pc;
47
   end Behavioral;
```

## 2. Código de simulación

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_arith.all;
use IEEE.STD_LOGIC_unsigned.ALL;
```

```
use IEEE.STD_LOGIC_TEXTIO.ALL;
  use STD.TEXTIO.ALL;
   entity test_bench is
   end test_bench;
10
   architecture Behavioral of test_bench is
11
       component Pila_MemPrograma is
12
           Port ( PCin : in STD_LOGIC_VECTOR (15 downto 0);
13
                   clk, clr, wpc, up, dw : in STD_LOGIC;
14
                   PCout : out STD_LOGIC_VECTOR (15 downto 0);
15
                   SPout : out STD_LOGIC_VECTOR (2 downto 0);
                   inst : out STD_LOGIC_VECTOR (24 downto 0));
       end component;
18
       signal PCin : STD_LOGIC_VECTOR (15 downto 0) := (others => '0');
20
       signal clk, clr, wpc, up, dw : STD_LOGIC;
       signal PCout : STD_LOGIC_VECTOR (15 downto 0) := (others => '0');
22
       signal SPout : STD_LOGIC_VECTOR (2 downto 0) := (others => '0');
23
       signal inst : STD_LOGIC_VECTOR (24 downto 0) := (others => '0');
   begin
25
       stack_mp: Pila_MemPrograma Port map (
26
           PCin => PCin,
           clk => clk,
28
           clr => clr,
29
           wpc => wpc,
           up => up,
31
           dw => dw,
32
           PCout => PCout,
           SPout => SPout,
34
           inst => inst
35
       );
37
       reloj : process begin
38
           clk <= '0';
           wait for 5 ns;
40
           clk <= '1';
41
           wait for 5 ns;
       end process;
43
44
       process
           file arch_res : text;
                                    --Apuntadores tipo

→ txt

           variable linea_res : line;
47
```

```
variable var_pc_out : STD_LOGIC_VECTOR (9 downto 0);
48
           variable var_sp_out : STD_LOGIC_VECTOR (2 downto 0);
49
           variable var_inst : STD_LOGIC_VECTOR (24 downto 0);
50
51
           file arch_en : text; --Apuntadores tipo txt
           variable linea_en: line;
           variable var_pc_in : STD_LOGIC_VECTOR (15 downto 0);
           variable var_clr : STD_LOGIC;
           variable var_wpc : STD_LOGIC;
           variable var_up : STD_LOGIC;
57
           variable var_dw : STD_LOGIC;
           variable cadena : string (1 to 6);
       begin
60
           --- PCIN CLR WPC UP DW
61
           file_open(arch_en, "Estimulos.txt", READ_MODE);
63
           --- SP PC OPCODE 19..16 15..12 11..8 7..4 3..0
           file_open(arch_res, "Resultado.txt", WRITE_MODE);
           cadena := "SP
           write(linea_res, cadena, left, cadena'LENGTH+1); -- ESCRIBE LA cadena
            → "SP"
           cadena := "PC
           write(linea_res, cadena, left, cadena'LENGTH+1); --ESCRIBE LA cadena
70
            → "PC"
           cadena := "OPCODE";
71
           write(linea_res, cadena, left, cadena'LENGTH+1); -- ESCRIBE LA cadena
72
            → "OPCODE"
           cadena := "19..16";
           write(linea_res, cadena, left, cadena'LENGTH+1); --ESCRIBE LA cadena

→ "19..16"

           cadena := "15..12";
           write(linea_res, cadena, left, cadena'LENGTH+1); --ESCRIBE LA cadena
76

→ "15..12"

           cadena := " 11..8";
           write(linea_res, cadena, left, cadena'LENGTH+1); --ESCRIBE LA cadena
78

→ "11..8"

           cadena := " 7..4";
           write(linea_res, cadena, left, cadena'LENGTH+1); --ESCRIBE LA cadena
80
            cadena := " 3..0";
           write(linea_res, cadena, left, cadena'LENGTH+1); --ESCRIBE LA cadena
82

→ "3..0"
```

83

```
writeline(arch_res, linea_res); -- escribe la linea en el archivo
84
85
            for i in 1 to 20 loop
86
                readline(arch_en, linea_en); -- lee una linea completa
87
                --- PCIN CLR WPC UP DW
                --Lee PCIN
                Hread(linea_en, var_pc_in);
                PCin <= var_pc_in;</pre>
92
93
                --Lee CLR
                read(linea_en, var_clr);
                clr <= var_clr;</pre>
                 --Lee WPC
                read(linea_en, var_wpc);
99
                wpc <= var_wpc;</pre>
100
101
                --Lee UP
102
                read(linea_en, var_up);
                up <= var_up;
104
105
                --Lee DW
106
                read(linea_en, var_dw);
107
                dw <= var_dw;</pre>
108
109
                wait until rising_edge(clk); --ESPERA AL FLANCO DE SUBIDA
110
                wait for 0.1 ns;
111
                var_inst := inst;
                var_pc_out := PCout(9 downto 0);
113
                var_sp_out := SPout;
114
                 --- SP PC OPCODE 19..16 15..12 11..8 7..4 3..0
116
                Hwrite(linea_res, var_sp_out, left, 7); --ESCRIBE EL CAMPO SP
117
                Hwrite(linea_res, var_pc_out, left, 8); --ESCRIBE EL CAMPO PC
                write(linea_res, var_inst(24 downto 20), left, 8); -- ESCRIBE EL
119
                 → CAMPO OPCODE
                write(linea_res, var_inst(19 downto 16), left, 7); --ESCRIBE EL
                 → CAMPO 19..16
                write(linea_res, var_inst(15 downto 12), left, 7); --ESCRIBE EL
121
                 → CAMPO 15..12
                write(linea_res, var_inst(11 downto 8), left, 7); --ESCRIBE EL
122
                 → CAMPO 11..8
```

```
write(linea_res, var_inst(7 downto 4), left, 7); --ESCRIBE EL
123
                  \hookrightarrow CAMPO 7 ... 4
                 write(linea_res, var_inst(3 downto 0), left, 7); --ESCRIBE EL
124
                  → CAMPO 3 .. O
125
                 writeline(arch_res, linea_res); -- escribe la linea en el archivo
126
            end loop;
127
            file_close(arch_en); -- cierra el archivo
128
            file_close(arch_res); -- cierra el archivo
129
            wait;
130
        end process;
131
   end Behavioral;
132
```

### 3. Simulación


### 3.1. Programa a "ejecutar"

```
LI R6, #87
                                       11 LI R6, #87
LI R8, #90
                                          RET
                                       12
ADD R8, R2, R3
                                          SUB R1, R2, R3
SUB R1, R2, R3
                                          LI R6, #87
 CALL 0x09
                                          RET
LI R6, #87
                                          B 18
LI R8, #90
                                          NOP
CALL 13
                                          NOP
ADD R8, R2, R3
                                          B 17
SUB R1, R2, R3
```

### 3.2. Archivo entrada: Estimulos.txt

```
--- PCIN CLR WPC UP DW
                                        0000 0 0 0 0
0000 1 0 0 0
                                        0000 0 0 0 0
0000 0 0 0 0
                                         0000 0 0 0 1
0000 0 0 0 0
                                         0000 0 0 0 0
0000 0 0 0 0
                                         0000 0 0 0 0
0000 0 0 0 0
                                         0000 0 0 0 1
0009 0 1 1 0
                                         0012 0 1 0 0
0000 0 0 0 0
                                         0000 0 0 0 0
0000 0 0 0 0
                                         0000 0 0 0 0
000D 0 1 1 0
                                        0011 0 1 0 0
0000 0 0 0 0
```

#### 3.3. Forma de onda de simulación




## 3.4. Archivo salida: Resultado.txt

1	SP	PC	OPCODE	1916	1512	118	74	30
2	0	000	00000	0000	0000	0000	0000	0000
3	0	001	00001	0110	0000	0000	0101	0111
4	0	002	00001	1000	0000	0000	0101	1010
5	0	003	00000	1000	0010	0011	0000	0000
6	0	004	00000	0001	0010	0011	0000	0001
7	1	009	00000	1000	0010	0011	0000	0000
8	1	AOO	00000	0001	0010	0011	0000	0001
9	1	00B	00001	0110	0000	0000	0101	0111
10	2	OOD	00000	0001	0010	0011	0000	0001
11	2	00E	00001	0110	0000	0000	0101	0111
12	2	OOF	10101	0000	0000	0000	0000	0000
13	2	010	10011	0000	0000	0000	0001	0010
14	1	00C	10101	0000	0000	0000	0000	0000
15	1	OOD	00000	0001	0010	0011	0000	0001
16	1	00E	00001	0110	0000	0000	0101	0111
17	0	005	10100	0000	0000	0000	0000	1001
18	0	012	10110	0000	0000	0000	0000	0000
19	0	013	10011	0000	0000	0000	0001	0001
20	0	014	00000	0000	0000	0000	0000	0000
21	0	011	10110	0000	0000	0000	0000	0000


## 4. Diagramas RTL

### 4.1. Análisis RTL


### 4.1.1. Pila de Hardware




### 4.1.2. Memoria de Programa



### 4.1.3. Pila de Hardware y Memoria de Programa Comprimido




### 4.1.4. Pila de Hardware y Memoria de Programa Expandido




## 4.2. Synthesis


### 4.2.1. Pila de Hardware



### 4.2.2. Memoria de Programa



### 4.2.3. Pila de Hardware y Memoria de Programa Comprimido



### 4.2.4. Pila de Hardware y Memoria de Programa Expandido

