



Instituto Politécnico Nacional Escuela Superior de Cómputo

Práctica 12 - Cartas ASM

Unidad de aprendizaje: Arquitectura de Computadoras

Grupo: 3CV1

Alumno(a):
Ramos Diaz Enrique

Profesor(a): Vega García Nayeli

Índice

1	Cód	igo de implementación
	1.1	Unidad de Control
	1.2	Registro
	1.3	Contador
	1.4	Decodificador
	1.5	Multiplexor
	1.6	Cartas ASM
2	Cód	igo de simulación
	2 1	Unidad de Control
	2.2	Registro
	2.3	Contador
	2.4	Cartas ASM
	2.1	
3	Sim	ulación
	3.1	Unidad de Control
	3.2	Registro
	3.3	Contador
	3.4	Cartas ASM
4	Diag	gramas RTL
•	4 1	Análisis RTL
	1.1	4.1.1 Unidad de Control
		4.1.2 Registro
		4.1.3 Contador
		4.1.4 Decodificador
		4.1.5 Multiplexor
		4.1.6 Cartas ASM
	4.2	Synthesis
		4.2.1 Unidad de Control
		4.2.2 Registro
		4.2.3 Contador
		4.2.4 Decodificador
		4.2.5 Multiplexor
		4.2.6 Cartas ASM

1. Código de implementación

1.1. Unidad de Control

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
   entity UnidadControl is
       Port ( clk, clr, ini, z, a0 : in STD_LOGIC;
               LA, LB, EA, EB, EC : out STD_LOGIC);
   end UnidadControl;
   architecture Behavioral of UnidadControl is
       type estados is (e0, e1, e2);
10
       signal edo_act, edo_sig : estados;
   begin
12
       --Control de estados
13
       process(clr, clk)
14
       begin
15
           if(clr = '1') then
16
                edo_act <= e0;
           elsif (rising_edge(clk)) then
                edo_act <= edo_sig;
19
           end if;
       end process;
21
22
       --Carta ASM
       process (edo_act, ini, z, a0)
24
       begin
25
           LA <= '0';
           LB <= '0';
27
           EA <= '0';
           EB <= '0';
           EC <= '0';
30
           case edo_act is
31
                when e0 =>
                    LB <= '1';
                    if (ini = '1') then
34
                        edo_sig <= e1;
                    else
                        LA <= '1';
37
                        edo_sig <= e0;
                    end if;
39
                when e1 =>
```

```
EA <= '1';
41
                     if (z = '0') then
42
                          if (a0 = '1') then
43
                              EB <= '1';
44
                               edo_sig <= e1;
                          else
                               edo_sig <= e1;
                          end if;
                     else
49
                          edo_sig <= e2;
50
                     end if;
51
                 when e2 =>
52
                     EC <= '1';
53
                     if (ini = '1') then
                          edo_sig <= e2;
55
                     else
56
                          edo_sig <= e0;
                     end if;
58
            end case;
59
        end process;
   end Behavioral;
```

1.2. Registro

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  entity Registro is
       Port ( LA, EA, clk, clr : in STD_LOGIC;
              dato : in STD_LOGIC_VECTOR (8 downto 0);
              A : out STD_LOGIC_VECTOR (8 downto 0));
   end Registro;
   architecture Behavioral of Registro is
10
       signal auxA: STD_LOGIC_VECTOR (8 downto 0);
11
   begin
12
       process(LA, EA, clk, clr)
13
       begin
14
           if (clr = '1') then
               auxA <= (others => '0');
16
           elsif (rising_edge(clk)) then
17
               if (LA = '0') and EA = '0') then
                    auxA <= auxA;</pre>
19
```

```
elsif (LA = '1' and EA = '0') then
20
                      auxA <= dato;</pre>
21
                 elsif (LA = '0' and EA = '1') then
22
                      auxA <= to_stdlogicvector(to_bitvector(auxA) SRL 1);</pre>
23
                 end if;
            end if;
25
        end process;
26
        A \le auxA;
27
   end Behavioral;
```

1.3. Contador

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
   use IEEE.STD_LOGIC_ARITH.ALL;
   use IEEE.STD_LOGIC_UNSIGNED.ALL;
   entity Contador is
       Port ( clk, clr, LB, EB : in STD_LOGIC;
              B : out STD_LOGIC_VECTOR (3 downto 0));
   end Contador;
10
   architecture Behavioral of Contador is
11
   begin
       process(clk, clr, LB, EB)
13
           variable auxB: STD_LOGIC_VECTOR (3 downto 0);
14
       begin
           if (clr = '1') then
               auxB := (others => '0');
17
           elsif (rising_edge(clk)) then
               if (LB = '0') and EB = '0') then
                    auxB := auxB;
20
               elsif (LB = '1' and EB = '0') then
                    auxB := (others => '0');
22
               elsif (LB = '0' and EB = '1') then
23
                    auxB := auxB + 1;
               end if;
25
           end if;
26
           B \le auxB;
       end process;
28
   end Behavioral;
```

1.4. Decodificador

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
   entity Decodificador is
       Port ( B : in STD_LOGIC_VECTOR (3 downto 0);
              num : out STD_LOGIC_VECTOR (6 downto 0));
   end Decodificador;
   architecture Behavioral of Decodificador is
       constant dig0: STD_LOGIC_VECTOR (6 downto 0):= "0000001";
10
       constant dig1: STD_LOGIC_VECTOR (6 downto 0):= "1001111";
11
       constant dig2: STD_LOGIC_VECTOR (6 downto 0):= "0010010";
12
       constant dig3: STD_LOGIC_VECTOR (6 downto 0):= "0000110";
13
       constant dig4: STD_LOGIC_VECTOR (6 downto 0):= "1001100";
14
       constant dig5: STD_LOGIC_VECTOR (6 downto 0):= "0100100";
15
       constant dig6: STD_LOGIC_VECTOR (6 downto 0):= "0100000";
16
       constant dig7: STD_LOGIC_VECTOR (6 downto 0):= "0001110";
       constant dig8: STD_LOGIC_VECTOR (6 downto 0):= "00000000";
18
       constant dig9: STD_LOGIC_VECTOR (6 downto 0):= "0001100";
19
   begin
20
       process(B)
21
       begin
22
           case B is
23
               when "0000" => num <= dig0;
24
               when "0001" => num <= dig1;
25
               when "0010" => num <= dig2;
               when "0011" => num <= dig3;
               when "0100" => num <= dig4;
28
               when "0101" => num <= dig5;
               when "0110" => num <= dig6;
30
               when "0111" => num <= dig7;
31
               when "1000" => num <= dig8;
               when others => num <= dig9;
           end case;
34
       end process;
   end Behavioral;
```

1.5. Multiplexor

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
   entity Multiplexor is
       Port ( num : in STD_LOGIC_VECTOR (6 downto 0);
              EC : in STD_LOGIC;
              display : out STD_LOGIC_VECTOR (6 downto 0));
   end Multiplexor;
   architecture Behavioral of Multiplexor is
       constant guion : STD_LOGIC_VECTOR (6 downto 0) := "11111110";
11
   begin
12
       with EC select
13
           display <= num when '1',
           guion when others;
  end Behavioral;
```

1.6. Cartas ASM

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
   entity CartasASM is
       Port ( clk, clr, ini : in STD_LOGIC;
              D : in STD_LOGIC_VECTOR (8 downto 0);
              Dout : out STD_LOGIC_VECTOR (8 downto 0);
              num : out STD_LOGIC_VECTOR (3 downto 0);
              display : out STD_LOGIC_VECTOR (6 downto 0));
   end CartasASM;
10
   architecture Behavioral of CartasASM is
12
       component UnidadControl is
13
           Port (clk, clr, ini, z, a0 : in STD_LOGIC;
                  LA, LB, EA, EB, EC : out STD_LOGIC);
       end component;
16
       component Registro is
           Port ( LA, EA, clk, clr : in STD_LOGIC;
19
                  dato : in STD_LOGIC_VECTOR (8 downto 0);
                  A : out STD_LOGIC_VECTOR (8 downto 0));
21
       end component;
22
```

```
23
       component Contador is
24
            Port (clk, clr, LB, EB : in STD_LOGIC;
25
                    B : out STD_LOGIC_VECTOR (3 downto 0));
26
       end component;
       component Decodificador is
29
            Port ( B : in STD_LOGIC_VECTOR (3 downto 0);
                    num : out STD_LOGIC_VECTOR (6 downto 0));
31
       end component;
32
33
       component Multiplexor is
            Port ( num : in STD_LOGIC_VECTOR (6 downto 0);
35
                    ec : in STD_LOGIC;
                    display : out STD_LOGIC_VECTOR (6 downto 0));
37
       end component;
38
       signal auxZ, auxLA, auxLB, auxEA, auxEB, auxEC : STD_LOGIC := '0';
40
       signal auxA : STD_LOGIC_VECTOR (8 downto 0) := (others => '0');
41
       signal auxB : STD_LOGIC_VECTOR (3 downto 0) := (others => '0');
       signal auxNum : STD_LOGIC_VECTOR (6 downto 0) := (others => '0');
43
   begin
44
45
       reg : Registro Port map (
            LA => auxLA,
            EA => auxEA,
            clk => clk,
49
            clr => clr,
50
            dato => D,
            A => auxA
52
       );
53
       auxZ \le '1' when auxA = "0000000000" else '0';
55
56
       uc : UnidadControl Port map (
            clk => clk,
            clr => clr,
59
            ini => ini,
            z \Rightarrow auxZ,
61
            a0 \Rightarrow auxA(0),
62
            LA => auxLA,
            LB \Rightarrow auxLB,
            EA => auxEA,
            EB \Rightarrow auxEB,
```

```
EC => auxEC
67
        );
68
69
        cont : Contador Port map (
70
             clk => clk,
             clr => clr,
72
             LB => auxLB,
             EB \Rightarrow auxEB,
             B \Rightarrow auxB
75
        );
76
        deco : Decodificador Port map (
             B \Rightarrow auxB,
             num => auxNum
        );
82
        mux : Multiplexor Port map (
             num => auxNum,
             EC => auxEC,
85
             display => display
        );
87
88
        num <= auxB;</pre>
        Dout <= auxA;
   end Behavioral;
```

2. Código de simulación

2.1. Unidad de Control

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity tbUnidadControl is
end tbUnidadControl;

architecture Behavioral of tbUnidadControl is
component UnidadControl is

Port (clk, clr, ini, z, a0 : in STD_LOGIC;
LA, LB, EA, EB, EC : out STD_LOGIC);
end component;

signal clk, clr, ini, z, a0, LA, LB, EA, EB, EC : STD_LOGIC := '0';
```

```
begin
14
        ASM : UnidadControl Port map (
15
             clk => clk,
             clr => clr,
17
             ini => ini,
18
             z \Rightarrow z,
19
             a0 \Rightarrow a0,
20
             LA => LA,
21
             LB \Rightarrow LB,
22
             EA => EA,
23
             EB \Rightarrow EB,
             EC => EC
25
        );
26
27
        reloj : process begin
28
             clk <= '0';
29
             wait for 5 ns;
             clk <= '1';
31
             wait for 5 ns;
32
        end process;
34
        process
35
        begin
             clr <= '1';
37
             wait for 30 ns;
38
             clr <= '0';
             wait for 60 ns;
40
             ini <= '1';
41
             wait for 10 ns;
             ini <= '0';
43
             wait for 50 ns;
             a0 <= '1';
             wait for 10 ns;
46
             a0 <= '0';
47
             wait for 20 ns;
             a0 <= '1';
49
             wait for 10 ns;
50
             a0 <= '0';
             wait for 120 ns;
52
             z <= '1';
53
             wait;
        end process;
55
   end Behavioral;
```

2.2. Registro

```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
   entity tbRegistro is
   end tbRegistro;
   architecture Behavioral of tbRegistro is
       component Registro is
           Port ( LA, EA, clk, clr : in STD_LOGIC;
                   dato : in STD_LOGIC_VECTOR (8 downto 0);
10
                   A : out STD_LOGIC_VECTOR (8 downto 0));
11
       end component;
12
13
       signal LA, EA, clk, clr : STD_LOGIC := '0';
14
       signal dato, A : STD_LOGIC_VECTOR (8 downto 0) := (others => '0');
16
       reg : Registro Port map (
17
           LA => LA,
18
           EA => EA,
19
           clk => clk,
20
           clr => clr,
21
           dato => dato,
22
           A => A
       );
24
25
       reloj : process begin
26
           clk <= '0';
27
           wait for 5 ns;
28
           clk <= '1';
           wait for 5 ns;
30
       end process;
31
       process
33
       begin
34
           clr <= '1';
           wait for 10 ns;
36
           clr <= '0';
37
           dato <= "100000000";
           wait for 10 ns;
           LA <= '0';
40
           EA <= '0';
           wait for 10 ns;
42
```

```
LA <= '1';
EA <= '0';
wait for 10 ns;
LA <= '0';
EA <= '1';
EA <= '1';
wait;
end process;
end Behavioral;
```

2.3. Contador

```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
   use IEEE.STD_LOGIC_ARITH.ALL;
   use IEEE.STD_LOGIC_UNSIGNED.ALL;
   entity tbContador is
   end tbContador;
   architecture Behavioral of tbContador is
        component Contador is
10
            Port (clk, clr, LB, EB : in STD_LOGIC;
11
                    B : out STD_LOGIC_VECTOR (3 downto 0));
       end component;
13
14
        signal clk, clr, LB, EB : STD_LOGIC := '0';
       signal B : STD_LOGIC_VECTOR (3 downto 0) := (others => '0');
16
   begin
17
       cont : Contador Port map (
18
            clk => clk,
19
            clr => clr,
20
            LB \Rightarrow LB,
21
            EB \Rightarrow EB,
22
            B \Rightarrow B
23
       );
25
       reloj : process begin
26
            clk <= '0';
27
            wait for 5 ns;
28
            clk <= '1';
29
            wait for 5 ns;
        end process;
31
```

```
32
       process
33
       begin
34
            clr <= '1';
35
            wait for 10 ns;
            clr <= '0';
            wait for 10 ns;
38
            LB <= '1';
            EB <= '0';
40
            wait for 10 ns;
41
            LB <= '0';
            EB <= '1';
            wait for 50 ns;
44
            LB <= '1';
            EB <= '0';
            wait for 10 ns;
47
            LB <= '0';
            EB <= '1';
49
            wait for 50 ns;
50
            LB <= '0';
            EB <= '0';
52
            wait;
53
        end process;
   end Behavioral;
```

2.4. Cartas ASM


```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  entity tbCartasASM is
  end tbCartasASM;
  architecture Behavioral of tbCartasASM is
       component CartasASM is
           Port ( clk, clr, ini : in STD_LOGIC;
                  D : in STD_LOGIC_VECTOR (8 downto 0);
10
                  Dout : out STD_LOGIC_VECTOR (8 downto 0);
                  num : out STD_LOGIC_VECTOR (3 downto 0);
                  display : out STD_LOGIC_VECTOR (6 downto 0));
13
       end component;
14
       signal clk, clr, ini : STD_LOGIC;
16
```

```
signal D, Dout : STD_LOGIC_VECTOR (8 downto 0);
17
        signal display : STD_LOGIC_VECTOR (6 downto 0);
18
        signal num: STD_LOGIC_VECTOR (3 downto 0);
19
   begin
20
21
        asm : CartasASM Port map (
22
            clk => clk,
23
            clr => clr,
            ini => ini,
25
            D \Rightarrow D,
26
            Dout => Dout,
27
            num => num,
            display \Rightarrow display
29
        );
30
31
        reloj : process begin
32
            clk <= '0';
            wait for 5 ns;
            clk <= '1';
35
            wait for 5 ns;
        end process;
37
38
        process
        begin
40
            ini <= '0';
41
            clr <= '1';
          wait for 10 ns;
43
44
          clr <= '0';
          D <= "101101011";
46
          wait for 10 ns;
47
          ini <= '1';
49
          wait for 110 ns;
50
          ini <= '0';
52
          clr <= '1';
53
          wait for 10 ns;
55
          clr <= '0';
56
          D <= "000011101";
          wait for 10 ns;
58
          ini <= '1';
60
```


```
wait for 110 ns;
61
62
          ini <= '0';
63
          clr <= '1';
64
          wait for 10 ns;
65
          clr <= '0';
67
          D <= "000010000";
68
          wait for 10 ns;
69
70
          ini <= '1';
71
          wait for 110 ns;
72
73
          ini <= '0';
          clr <= '1';
75
          wait for 10 ns;
76
          clr <= '0';
78
          D <= "100001000";
          wait for 10 ns;
81
          ini <= '1';
82
          wait for 110 ns;
          ini <= '0';
85
          clr <= '1';
          wait for 10 ns;
87
88
          clr <= '0';
          D <= "00000000";
90
          wait for 10 ns;
91
          ini <= '1';
93
          wait;
94
        end process;
   end Behavioral;
```

3. Simulación


3.1. Unidad de Control



3.2. Registro




3.3. Contador



3.4. Cartas ASM







4. Diagramas RTL

4.1. Análisis RTL


4.1.1. Unidad de Control




4.1.2. Registro




4.1.3. Contador



4.1.4. Decodificador



4.1.5. Multiplexor



4.1.6. Cartas ASM

Diagrama comprimido






Diagrama expandido




4.2. Synthesis


4.2.1. Unidad de Control




4.2.2. Registro




4.2.3. Contador



4.2.4. Decodificador



4.2.5. Multiplexor



4.2.6. Cartas ASM

Diagrama comprimido




Diagrama expandido

