



Instituto Politécnico Nacional Escuela Superior de Cómputo

Proyecto ESCOMIPS Parte 1

Unidad de aprendizaje: Arquitectura de Computadoras

Grupo: 3CV1

Alumno(a):
Ramos Diaz Enrique

Profesor(a): Vega García Nayeli

Índice

| 1 | Código de implementación | 2 |
|---|--|----|
| | 1.1 Extensor de Signo | 2 |
| | 1.2 Extensor de Dirección | 2 |
| | 1.3 Procesador ESCOMips | 3 |
| 2 | Diagrama RTL | 9 |
| 3 | Programa Punto 2: Código Memoria de Programa | 10 |
| | 3.1 Programa: Suma de dos numeros | 10 |
| | 3.2 Memoria de Programa | 10 |
| 4 | Simulación Programa Punto 2 | 12 |
| 5 | Tabla Ejecución Programa Punto 2 | 13 |
| 6 | Programa Punto 5: Código Memoria de Programa | 14 |
| | 6.1 Programa: Multiplicación de dos números usando sucesión de sumas | 14 |
| | 6.2 Memoria de Programa | 14 |
| 7 | Simulación Programa Punto 5 | 16 |
| 8 | Tabla Ejecución Programa Punto 5 | 17 |

1. Código de implementación

1.1. Extensor de Signo

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
   entity ExtensorSigno is
        Port ( Slit_in : in STD_LOGIC_VECTOR (11 downto 0);
               Slit_out : out STD_LOGIC_VECTOR (15 downto 0));
   end ExtensorSigno;
  architecture Behavioral of ExtensorSigno is
       signal lit : STD_LOGIC_VECTOR (15 downto 0);
10
       signal signo : STD_LOGIC;
   begin
12
       signo <= Slit_in(11);
13
       lit(15) <= signo;
14
       lit(14) <= signo;
15
       lit(13) <= signo;
16
       lit(12) <= signo;
       lit(11 downto 0) <= Slit_in;</pre>
       Slit_out <= lit;</pre>
19
  end Behavioral;
```

1.2. Extensor de Dirección

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
   entity ExtensorDireccion is
        Port ( lit_in : in STD_LOGIC_VECTOR (11 downto 0);
                lit_out : out STD_LOGIC_VECTOR (15 downto 0));
   end ExtensorDireccion;
   architecture Behavioral of ExtensorDireccion is
       signal lit : STD_LOGIC_VECTOR (15 downto 0);
       constant dir : STD_LOGIC_VECTOR (3 downto 0) := "0000";
12
       lit(11 downto 0) <= lit_in;</pre>
13
       lit(15 downto 12) <= dir;</pre>
       lit_out <= lit;</pre>
15
  end Behavioral;
```

1.3. Procesador ESCOMips

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
   entity ESCOMips is
       Port ( rclr, clk : in STD_LOGIC;
              pc : out STD_LOGIC_VECTOR (9 downto 0);
              instruccion : out STD_LOGIC_VECTOR (24 downto 0);
              RD1, RD2, resALU, busSR : out STD_LOGIC_VECTOR (15 downto 0));
   end ESCOMips;
10
   architecture Behavioral of ESCOMips is
11
       -- Pila
12
       component Pila is
13
           Port ( PCin : in STD_LOGIC_VECTOR (15 downto 0);
                  clk, clr, wpc, up, dw : in STD_LOGIC;
                  PCout : out STD_LOGIC_VECTOR (15 downto 0));
       end component;
       --MemPrograma
19
       component MemoriaPrograma1 is
20
           Port (pc : in STD_LOGIC_VECTOR (9 downto 0);
                  inst : out STD_LOGIC_VECTOR (24 downto 0));
22
       end component;
       -- Unidad Control
25
       component UnidadControl is
           Port ( clk, clr : in STD_LOGIC;
                  opCode : in STD_LOGIC_VECTOR (4 downto 0);
                  funCode, banderas : in STD_LOGIC_VECTOR (3 downto 0);
                  microInstruccion : out STD_LOGIC_VECTOR (19 downto 0));
30
       end component;
31
       --ArchivoRegistro
33
       component ArchivoRegistros is
           Port (wr, dir, she, clk, clr : in STD_LOGIC;
                  writeReg, readReg1, readReg2, shamt : in STD_LOGIC_VECTOR (3
36
                   \rightarrow downto 0);
                  writeData : in STD_LOGIC_VECTOR (15 downto 0);
                  readData1, readData2 : out STD_LOGIC_VECTOR (15 downto 0));
       end component;
39
       --ALU
41
```

```
component ALUNBits is
42
           Port (a, b: in STD_LOGIC_VECTOR (15 downto 0);
43
                  aluop : in STD_LOGIC_VECTOR (3 downto 0);
44
                  res : out STD_LOGIC_VECTOR (15 downto 0);
45
                  banderas : out STD_LOGIC_VECTOR (3 downto 0));
       end component;
47
       --MemDatos
       component MemoriaDatos is
50
           Port ( add : in STD_LOGIC_VECTOR (9 downto 0);
51
                  dataIn : in STD_LOGIC_VECTOR (15 downto 0);
                   clk, wd : in STD_LOGIC;
                  dataOut : out STD_LOGIC_VECTOR (15 downto 0));
       end component;
55
       --ExtensorDireccion
57
       component ExtensorDireccion is
            Port ( lit_in : in STD_LOGIC_VECTOR (11 downto 0);
                   lit_out : out STD_LOGIC_VECTOR (15 downto 0));
60
       end component;
61
62
       --ExtensorSigno
63
       component ExtensorSigno is
            Port ( Slit_in : in STD_LOGIC_VECTOR (11 downto 0);
                    Slit_out : out STD_LOGIC_VECTOR (15 downto 0));
       end component;
       --Mux16Bits
69
       component Mux16Bits is
           Port ( a, b : in STD_LOGIC_VECTOR (15 downto 0);
71
                  control : in STD_LOGIC;
72
                  salida : out STD_LOGIC_VECTOR (15 downto 0));
       end component;
74
75
       --SR2
       component MuxSR2 is
           Port (a, b : in STD_LOGIC_VECTOR (3 downto 0);
78
                  control : in STD_LOGIC;
                   salida : out STD_LOGIC_VECTOR (3 downto 0));
80
       end component;
81
       signal auxSDMP, auxSWD, auxSEXT, auxSOP1, auxSOP2, auxSDMD, auxSR,
83
        auxPCout : STD_LOGIC_VECTOR (15 downto 0) := (others => '0');
       signal auxInst : STD_LOGIC_VECTOR (24 downto 0) := (others => '0');
84
```


```
signal clr : STD_LOGIC := '0';
85
        signal auxBanderas, auxSR2 : STD_LOGIC_VECTOR (3 downto 0) := (others =>
        → '0'):
        signal auxMicroInstruccion : STD_LOGIC_VECTOR (19 downto 0) := (others
87
        \Rightarrow => '0');
        signal auxReadData1, auxReadData2 : STD_LOGIC_VECTOR (15 downto 0) :=
            (others => '0');
        signal auxExtDir, auxExtSig, auxResALU, auxDataOut : STD_LOGIC_VECTOR
         \rightarrow (15 downto 0) := (others => '0');
   begin
90
        process(clk)
91
        begin
92
            if(falling_edge(clk)) then
93
                 clr <= rclr;</pre>
            end if;
95
        end process;
96
        --MICROINSTRUCCION
98
            19 18 17
                      16 15 14 13 12 11 10 9
                                                           8
                                                                 7
                                                                                      5
                                                                           6
                    3
                        2
                           1
                               0
        --SDMP UP DW WPC SR2 SWD SEXT SHE DIR WR SOP1 SOP2 ALUOP[3] ALUOP[2]
100
            ALUOP[1] ALOP[0] SDMD WD SR LF
        stack : Pila Port map (
101
            PCin => auxSDMP,
102
            clk => clk,
103
            clr => clr,
            wpc => auxMicroInstruccion(16),
105
            up => auxMicroInstruccion(18),
106
            dw => auxMicroInstruccion(17),
107
            PCout => auxPCout
108
        );
109
        memProg : MemoriaPrograma1 Port map (
111
            pc => auxPCout(9 downto 0),
112
            inst => auxInst
        );
114
115
        -- Unidad Control
        uc : UnidadControl Port map (
117
            clk => clk,
118
            clr => clr,
            opCode => auxInst(24 downto 20),
120
            funCode => auxInst(3 downto 0),
121
            banderas => auxBanderas,
122
```

```
microInstruccion => auxMicroInstruccion
123
        );
124
125
        --SR2
126
        SR2 : MuxSR2 Port map (
            a => auxInst(11 downto 8),
128
            b => auxInst(19 downto 16),
129
            control => auxMicroInstruccion(15),
            salida => auxSR2
131
        );
132
        --SWD
134
        SWD : Mux16Bits Port map (
135
            a => auxInst(15 downto 0),
136
            b => auxSR,
137
            control => auxMicroInstruccion(14),
138
            salida => auxSWD
        );
140
141
        --Archivo de Registros
        fileReg : ArchivoRegistros Port map (
143
            wr => auxMicroInstruccion(10),
144
            dir => auxMicroInstruccion(11),
145
            she => auxMicroInstruccion(12),
146
            clk => clk,
147
            clr => clr,
            writeReg => auxInst(19 downto 16),
149
            readReg1 => auxInst(15 downto 12),
150
            readReg2 => auxSR2,
            shamt => auxInst(7 downto 4),
152
            writeData => auxSWD,
153
            readData1 => auxReadData1,
            readData2 => auxReadData2
155
        );
156
        --ExtensorSigno
158
        extSig : ExtensorSigno Port map (
159
            Slit_in => auxInst(11 downto 0),
            Slit_out => auxExtSig
161
        );
162
        --ExtensorDireccion
164
        extDir : ExtensorDireccion Port map (
165
            lit_in => auxInst(11 downto 0),
166
```

```
lit_out => auxExtDir
167
        );
168
169
        --SEXT
170
        SEXT : Mux16Bits Port map (
             a => auxExtSig,
172
             b => auxExtDir,
173
             control => auxMicroInstruccion(13),
             salida => auxSEXT
175
        );
176
        --SOP1
178
        SOP1 : Mux16Bits Port map (
179
             a => auxReadData1,
180
             b => auxPCOut,
181
             control => auxMicroInstruccion(9),
182
             salida => auxSOP1
        );
184
185
        --SOP2
        SOP2 : Mux16Bits Port map (
187
             a => auxReadData2,
188
             b => auxSEXT,
             control => auxMicroInstruccion(8),
190
             salida => auxSOP2
191
        );
193
        --ALU
194
        ALU : ALUNBits Port map (
195
             a => auxSOP1,
196
             b \Rightarrow auxSOP2,
197
             aluop => auxMicroInstruccion(7 downto 4),
             res => auxResALU,
199
             banderas => auxBanderas
200
        );
201
202
        --SDMD
203
        SDMD : Mux16Bits Port map (
             a => auxResALU,
205
             b => auxInst(15 downto 0),
206
             control => auxMicroInstruccion(3),
             salida => auxSDMD
208
        );
210
```

```
--MemDatos
211
         memData : MemoriaDatos Port map (
212
             add => auxSDMD(9 downto 0),
213
             dataIn => auxReadData2,
214
             clk => clk,
             wd => auxMicroInstruccion(2),
216
             dataOut => auxDataOut
217
         );
219
         --SR
220
         SR : Mux16Bits Port map (
221
             a => auxDataOut,
             b => auxResALU,
223
             control => auxMicroInstruccion(1),
             salida => auxSR
225
         );
226
         --SDMP
228
         SDMP : Mux16Bits Port map (
229
             a => auxInst(15 downto 0),
             b \Rightarrow auxSR,
231
             control => auxMicroInstruccion(19),
232
             salida => auxSDMP
         );
234
235
         pc <= auxPCout(9 downto 0);</pre>
         instruccion <= auxInst;</pre>
237
        RD1 <= auxReadData1;</pre>
238
        RD2 <= auxReadData2;</pre>
        resALU <= auxResALU;</pre>
240
        busSR <= auxSR;</pre>
    end Behavioral;
242
```

2. Diagrama RTL



3. Programa Punto 2: Código Memoria de Programa

3.1. Programa: Suma de dos numeros

```
LI RO, #1
LI R1, #7
suma: ADD R1, R1, R0
SWI R1, 0x05
B suma
```


3.2. Memoria de Programa


```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_arith.ALL;
  use IEEE.STD_LOGIC_unsigned.ALL;
  entity MemoriaPrograma1 is
       generic ( m : integer := 10;
                 n : integer := 25);
       Port (pc : in STD_LOGIC_VECTOR (m-1 downto 0);
              inst : out STD_LOGIC_VECTOR (n-1 downto 0));
   end MemoriaPrograma1;
11
12
   architecture Behavioral of MemoriaPrograma1 is
13
       --Instrucciones tipo R
14
       constant tipoR : STD_LOGIC_VECTOR (4 downto 0) := "00000";
15
       --Carga y Almacenamiento
       constant LI : STD_LOGIC_VECTOR (4 downto 0) := "00001";
17
       constant LWI : STD_LOGIC_VECTOR (4 downto 0) := "00010";
18
       constant LW : STD_LOGIC_VECTOR (4 downto 0) := "10111";
       constant SWI : STD_LOGIC_VECTOR (4 downto 0) := "00011";
20
       constant SW : STD_LOGIC_VECTOR (4 downto 0) := "00100";
21
       --Aritmticas
       constant ADDI : STD_LOGIC_VECTOR (4 downto 0) := "00101";
23
       constant SUBI : STD_LOGIC_VECTOR (4 downto 0) := "00110";
24
       --Identificador Aritmticas R
       constant ADD : STD_LOGIC_VECTOR (3 downto 0) := "0000";
       constant SUB : STD_LOGIC_VECTOR (3 downto 0) := "0001";
27
       --Logicas
       constant ANDI : STD_LOGIC_VECTOR (4 downto 0) := "00111";
29
       constant ORI : STD_LOGIC_VECTOR (4 downto 0) := "01000";
30
       constant XORI : STD_LOGIC_VECTOR (4 downto 0) := "01001";
```

```
constant NANDI : STD_LOGIC_VECTOR (4 downto 0) := "01010";
32
       constant NORI : STD_LOGIC_VECTOR (4 downto 0) := "01011";
33
       constant XNORI : STD_LOGIC_VECTOR (4 downto 0) := "01100";
34
       --Identificador Logicas R
35
       constant ANDR : STD_LOGIC_VECTOR (3 downto 0) := "0010";
       constant ORR : STD_LOGIC_VECTOR (3 downto 0) := "0011";
37
       constant XORR : STD_LOGIC_VECTOR (3 downto 0) := "0100";
38
       constant NANDR : STD_LOGIC_VECTOR (3 downto 0) := "0101";
       constant NORR : STD_LOGIC_VECTOR (3 downto 0) := "0110";
40
       constant XNORR : STD_LOGIC_VECTOR (3 downto 0) := "0111";
41
       constant NOTR : STD_LOGIC_VECTOR (3 downto 0) := "1000";
42
       --Identificador Corrimiento R
       constant SLLR : STD_LOGIC_VECTOR (3 downto 0) := "1001";
44
       constant SRLR : STD_LOGIC_VECTOR (3 downto 0) := "1010";
45
       constant OPR : STD_LOGIC_VECTOR (4 downto 0) := "00000";
       --Saltos Condicionales e Incondicionales
47
       constant BEQI : STD_LOGIC_VECTOR (4 downto 0) := "01101";
       constant BNEI : STD_LOGIC_VECTOR (4 downto 0) := "01110";
       constant BLTI : STD_LOGIC_VECTOR (4 downto 0) := "01111";
50
       constant BLETI : STD_LOGIC_VECTOR (4 downto 0) := "10000";
51
       constant BGTI : STD_LOGIC_VECTOR (4 downto 0) := "10001";
52
       constant BGETI : STD_LOGIC_VECTOR (4 downto 0) := "10010";
53
       constant B : STD_LOGIC_VECTOR (4 downto 0) := "10011";
       --Manejo de Subrutinas
55
       constant CALL : STD_LOGIC_VECTOR (4 downto 0) := "10100";
56
       constant RET : STD_LOGIC_VECTOR (4 downto 0) := "10101";
57
       --Otros
58
       constant NOP : STD_LOGIC_VECTOR (4 downto 0) := "10110";
59
       constant SU : STD_LOGIC_VECTOR (3 downto 0) := "0000"; -- sin usar
       --Registros
61
       constant RO : STD_LOGIC_VECTOR (3 downto 0) := "0000";
62
       constant R1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
       constant R2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
       constant R3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
65
       constant R4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
       constant R5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
67
       constant R6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
68
       constant R7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
       constant R8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
70
       constant R9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
71
       constant R10 : STD_LOGIC_VECTOR (3 downto 0) := "1010";
72
       constant R11 : STD_LOGIC_VECTOR (3 downto 0) := "1011";
73
       constant R12 : STD_LOGIC_VECTOR (3 downto 0) := "1100";
74
       constant R13 : STD_LOGIC_VECTOR (3 downto 0) := "1101";
75
```

```
constant R14 : STD_LOGIC_VECTOR (3 downto 0) := "1110";
76
       constant R15 : STD_LOGIC_VECTOR (3 downto 0) := "1111";
78
       type banco is array (0 to (2**m)-1) of STD_LOGIC_VECTOR(n-1 downto 0);
79
       constant aux : banco := (
           LI & RO & x"0001",
                                                 --LI RO, #1
                                                 --LI R1, #7
           LI & R1 & x"0007",
82
           tipoR & R1 & R1 & R0 & SU & ADD,
                                                 --suma: ADD R1, R1, R0
                                                 --SWI R1, 0x05
           SWI & R1 & x"0005",
           B & SU & x"0002",
                                                 --B suma
85
           others => (others => '0')
       );
   begin
88
       inst <= aux(conv_integer(pc));</pre>
   end Behavioral;
```

4. Simulación Programa Punto 2





5. Tabla Ejecución Programa Punto 2

| Bus | T1 | T2 | T3 | T4 | T5 | Т6 | T7 | T8 | Т9 | T10 | T11 |
|-------------|-----------|-----------|-----------|----------------|--------------|--------|----------------|--------------|--------|----------------|--------------|
| PC | 0 | 0 | 1 | 2 | 3 | 4 | 2 | 3 | 4 | 2 | 3 |
| Instrucción | LI RO, #1 | LI RO, #1 | LI R1, #7 | ADD R1, R1, R0 | SWI R1, 0x05 | B 0x02 | ADD R1, R1, R0 | SWI R1, 0x05 | B 0x02 | ADD R1, R1, R0 | SWI R1, 0x05 |
| ReadData1 | 0 | 0 | 1 | 7 | 1 | 1 | 8 | 1 | 1 | 9 | 1 |
| ReadData2 | 0 | 0 | 1 | 1 | 8 | 1 | 1 | 9 | 1 | 1 | 10 |
| ResALU | 0 | 0 | 1 | 8 | 0 | 1 | 9 | 1 | 1 | 10 | 0 |
| BusSR | 0 | 0 | 0 | 8 | 0 | 0 | 9 | 8 | 0 | 10 | 9 |

6. Programa Punto 5: Código Memoria de Programa

6.1. Programa: Multiplicación de dos números usando sucesión de sumas

```
LI R1, #10
LI R2, #3
et1: ADD R3, R3, R1
ADDI R0, R0, #1
BLTI R2, R0, et1
fin: NOP
B fin
```


6.2. Memoria de Programa


```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_arith.ALL;
  use IEEE.STD_LOGIC_unsigned.ALL;
   entity MemoriaPrograma2 is
       generic ( m : integer := 10;
                 n : integer := 25);
       Port ( pc : in STD_LOGIC_VECTOR (m-1 downto 0);
              inst : out STD_LOGIC_VECTOR (n-1 downto 0));
10
   end MemoriaPrograma2;
11
12
   architecture Behavioral of MemoriaPrograma2 is
13
       --Instrucciones tipo R
       constant tipoR : STD_LOGIC_VECTOR (4 downto 0) := "00000";
15
       -- Carga y Almacenamiento
16
       constant LI : STD_LOGIC_VECTOR (4 downto 0) := "00001";
       constant LWI : STD_LOGIC_VECTOR (4 downto 0) := "00010";
18
       constant LW : STD_LOGIC_VECTOR (4 downto 0) := "10111";
19
       constant SWI : STD_LOGIC_VECTOR (4 downto 0) := "00011";
       constant SW : STD_LOGIC_VECTOR (4 downto 0) := "00100";
21
       --Aritmticas
22
       constant ADDI : STD_LOGIC_VECTOR (4 downto 0) := "00101";
23
       constant SUBI : STD_LOGIC_VECTOR (4 downto 0) := "00110";
       --Identificador Aritmticas R
25
       constant ADD : STD_LOGIC_VECTOR (3 downto 0) := "0000";
       constant SUB : STD_LOGIC_VECTOR (3 downto 0) := "0001";
27
       --Logicas
28
       constant ANDI : STD_LOGIC_VECTOR (4 downto 0) := "00111";
```

```
constant ORI : STD_LOGIC_VECTOR (4 downto 0) := "01000";
30
       constant XORI : STD_LOGIC_VECTOR (4 downto 0) := "01001";
31
       constant NANDI : STD_LOGIC_VECTOR (4 downto 0) := "01010";
32
       constant NORI : STD_LOGIC_VECTOR (4 downto 0) := "01011";
33
       constant XNORI : STD_LOGIC_VECTOR (4 downto 0) := "01100";
34
       --Identificador Logicas R
35
       constant ANDR : STD_LOGIC_VECTOR (3 downto 0) := "0010";
36
       constant ORR : STD_LOGIC_VECTOR (3 downto 0) := "0011";
37
       constant XORR : STD_LOGIC_VECTOR (3 downto 0) := "0100";
38
       constant NANDR : STD_LOGIC_VECTOR (3 downto 0) := "0101";
39
       constant NORR : STD_LOGIC_VECTOR (3 downto 0) := "0110";
       constant XNORR : STD_LOGIC_VECTOR (3 downto 0) := "0111";
       constant NOTR : STD_LOGIC_VECTOR (3 downto 0) := "1000";
42
       --Identificador Corrimiento R
43
       constant SLLR : STD_LOGIC_VECTOR (3 downto 0) := "1001";
       constant SRLR : STD_LOGIC_VECTOR (3 downto 0) := "1010";
45
       constant OPR : STD_LOGIC_VECTOR (4 downto 0) := "00000";
       --Saltos Condicionales e Incondicionales
47
       constant BEQI : STD_LOGIC_VECTOR (4 downto 0) := "01101";
48
       constant BNEI : STD_LOGIC_VECTOR (4 downto 0) := "01110";
       constant BLTI : STD_LOGIC_VECTOR (4 downto 0) := "01111";
50
       constant BLETI : STD_LOGIC_VECTOR (4 downto 0) := "10000";
51
       constant BGTI : STD_LOGIC_VECTOR (4 downto 0) := "10001";
52
       constant BGETI : STD_LOGIC_VECTOR (4 downto 0) := "10010";
53
       constant B : STD_LOGIC_VECTOR (4 downto 0) := "10011";
54
       -- Manejo de Subrutinas
55
       constant CALL : STD_LOGIC_VECTOR (4 downto 0) := "10100";
56
       constant RET : STD_LOGIC_VECTOR (4 downto 0) := "10101";
57
       --Otros
       constant NOP : STD_LOGIC_VECTOR (4 downto 0) := "10110";
59
       constant SU: STD_LOGIC_VECTOR (3 downto 0) := "0000"; -- sin usar
60
       --Registros
       constant R0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
62
       constant R1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
63
       constant R2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
       constant R3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
65
       constant R4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
66
       constant R5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
       constant R6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
68
       constant R7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
69
       constant R8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
       constant R9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
71
       constant R10 : STD_LOGIC_VECTOR (3 downto 0) := "1010";
72
       constant R11 : STD_LOGIC_VECTOR (3 downto 0) := "1011";
73
```

```
constant R12 : STD_LOGIC_VECTOR (3 downto 0) := "1100";
       constant R13 : STD_LOGIC_VECTOR (3 downto 0) := "1101";
75
       constant R14 : STD_LOGIC_VECTOR (3 downto 0) := "1110";
76
       constant R15 : STD_LOGIC_VECTOR (3 downto 0) := "1111";
       type banco is array (0 to (2**m)-1) of STD_LOGIC_VECTOR(n-1 downto 0);
79
       constant aux : banco := (
80
           LI & R1 & x"000A",
                                                  --LI R1, #10
81
           LI & R2 & x"0003",
                                                  --LI R2, #3
82
                                                  --et1: ADD R3, R3, R1
           tipoR & R3 & R3 & R1 & SU & ADD,
83
           ADDI & RO & RO & x"001",
                                                  -- ADDI RO, RO, #1
           BLTI & R2 & R0 & x"3FE",
                                                  --BLTI R2, R0, et1 (0011111111110
            \rightarrow = -2)
           NOP & SU & SU & SU & SU & SU,
                                                  --fin: NOP
           B & SU & x"0005",
                                                  --B fin
87
           others => (others => '0')
88
       );
   begin
90
       inst <= aux(conv_integer(pc));</pre>
91
   end Behavioral;
```

7. Simulación Programa Punto 5





8. Tabla Ejecución Programa Punto 5

| Bus | T1 | T2 | T3 | T4 | T5 | T6-AL | T6-BA | T7 | Т8 | T9-AL | T9-BA | T10 | T11 |
|-------------|------------|------------|-----------|----------------|-----------------|--------------------|-------|----------------|-----------------|--------------------|-------|----------------|-----------------|
| PC | 0 | 0 | 1 | 2 | 3 | 4 | | 2 | 3 | 4 | | 2 | 3 |
| Instrucción | LI R1, #10 | LI R1, #10 | LI R2, #3 | ADD R3, R3, R1 | ADDI RO, RO, #1 | BLTI R2, R0, 0x3FE | | ADD R3, R3, R1 | ADDI R0, R0, #1 | BLTI R2, R0, 0x3FE | | ADD R3, R3, R1 | ADDI RO, RO, #1 |
| ReadData1 | 0 | 0 | 0 | 0 | 0 | 1 | | 10 | 1 | 2 | | 20 | 2 |
| ReadData2 | 0 | 0 | 0 | 10 | 0 | 3 | 10 | 10 | 1 | 3 | 20 | 10 | 2 |
| ResALU | 0 | 0 | 0 | 10 | 1 | 65534 | 1026 | 20 | 2 | 65534 | 2050 | 30 | 3 |
| BusSR | 0 | 0 | 0 | 10 | 1 | 0 | 1026 | 20 | 2 | 0 | 2050 | 30 | 3 |