

Instituto Politécnico Nacional

Escuela Superior de Cómputo

Práctica 8 - Memoria de Programa

Unidad de aprendizaje: Arquitectura de Computadoras

Grupo: 3CV1

Alumno(a):

Ramos Diaz Enrique

Profesor(a):

Vega García Nayeli

9 de abril 2020

Índice

1	Cálculo del tamaño de los buses de datos y de direcciones	2
2	Código de implementación	2
3	Código de simulación	4
4	Simulación	6
4.1	Programa a "ejecutar"	6
4.2	Forma de onda de simulación	7
4.3	Archivo salida: Resultado.txt	7
5	Diagramas RTL	7
5.1	Análisis RTL	7
5.2	Synthesis	8

1. Cálculo del tamaño de los buses de datos y de direcciones

Se sabe que $2^m \times n = 3200 \text{ bytes} = 25600 \text{ bits}$

El tamaño de la palabra es el tamaño de una instrucción completa del set ESCOMips, siendo de **n = 25 bits**.

Para obtener m es necesario despejar la primera ecuación:

$$m = \log^2 \frac{(3200)(8)}{n}$$

$$m = \log^2 \frac{25600}{25} = 10$$

m = 10 bits

2. Código de implementación

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_arith.ALL;
4  use IEEE.STD_LOGIC_unsigned.ALL;
5
6  entity MemoriaPrograma is
7      generic ( m : integer := 10;
8                n : integer := 25);
9      Port ( pc : in STD_LOGIC_VECTOR (m-1 downto 0);
10            inst : out STD_LOGIC_VECTOR (n-1 downto 0));
11 end MemoriaPrograma;
12
13 architecture Behavioral of MemoriaPrograma is
14     --Instrucciones tipo R
15     constant tipoR : STD_LOGIC_VECTOR (4 downto 0) := "00000";
16     --Carga y Almacenamiento
17     constant LI : STD_LOGIC_VECTOR (4 downto 0) := "00001";
18     constant LWI : STD_LOGIC_VECTOR (4 downto 0) := "00010";
19     constant LW : STD_LOGIC_VECTOR (4 downto 0) := "10111";
20     constant SWI : STD_LOGIC_VECTOR (4 downto 0) := "00011";
21     constant SW : STD_LOGIC_VECTOR (4 downto 0) := "00100";
22     --Aritmticas
23     constant ADDI : STD_LOGIC_VECTOR (4 downto 0) := "00101";
24     constant SUBI : STD_LOGIC_VECTOR (4 downto 0) := "00110";
25     --Identificador Aritmticas R
26     constant ADD : STD_LOGIC_VECTOR (3 downto 0) := "0000";
27     constant SUB : STD_LOGIC_VECTOR (3 downto 0) := "0001";
28     --Logicas

```

```

29     constant ANDI : STD_LOGIC_VECTOR (4 downto 0) := "00111";
30     constant ORI  : STD_LOGIC_VECTOR (4 downto 0) := "01000";
31     constant XORI : STD_LOGIC_VECTOR (4 downto 0) := "01001";
32     constant NANDI : STD_LOGIC_VECTOR (4 downto 0) := "01010";
33     constant NORI  : STD_LOGIC_VECTOR (4 downto 0) := "01011";
34     constant XNORI : STD_LOGIC_VECTOR (4 downto 0) := "01100";
35     --Identificador Logicas R
36     constant ANDR : STD_LOGIC_VECTOR (3 downto 0) := "0010";
37     constant ORR  : STD_LOGIC_VECTOR (3 downto 0) := "0011";
38     constant XORR : STD_LOGIC_VECTOR (3 downto 0) := "0100";
39     constant NANDR : STD_LOGIC_VECTOR (3 downto 0) := "0101";
40     constant NORR  : STD_LOGIC_VECTOR (3 downto 0) := "0110";
41     constant XNORR : STD_LOGIC_VECTOR (3 downto 0) := "0111";
42     constant NOTR  : STD_LOGIC_VECTOR (3 downto 0) := "1000";
43     --Identificador Corrimiento R
44     constant SLLR : STD_LOGIC_VECTOR (3 downto 0) := "1001";
45     constant SRLR : STD_LOGIC_VECTOR (3 downto 0) := "1010";
46     constant OPR  : STD_LOGIC_VECTOR (4 downto 0) := "00000";
47     --Saltos Condicionales e Incondicionales
48     constant BEQI : STD_LOGIC_VECTOR (4 downto 0) := "01101";
49     constant BNEI : STD_LOGIC_VECTOR (4 downto 0) := "01110";
50     constant BLTI : STD_LOGIC_VECTOR (4 downto 0) := "01111";
51     constant BLETI : STD_LOGIC_VECTOR (4 downto 0) := "10000";
52     constant BGTI : STD_LOGIC_VECTOR (4 downto 0) := "10001";
53     constant BGETI : STD_LOGIC_VECTOR (4 downto 0) := "10010";
54     constant B    : STD_LOGIC_VECTOR (4 downto 0) := "10011";
55     --Manejo de Subrutinas
56     constant CALL : STD_LOGIC_VECTOR (4 downto 0) := "10100";
57     constant RET  : STD_LOGIC_VECTOR (4 downto 0) := "10101";
58     --Otros
59     constant NOP  : STD_LOGIC_VECTOR (4 downto 0) := "10110";
60     constant SU   : STD_LOGIC_VECTOR (3 downto 0) := "0000"; -- sin usar
61     --Registros
62     constant R0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
63     constant R1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
64     constant R2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
65     constant R3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
66     constant R4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
67     constant R5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
68     constant R6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
69     constant R7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
70     constant R8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
71     constant R9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
72     constant R10 : STD_LOGIC_VECTOR (3 downto 0) := "1010";

```

```

73     constant R11 : STD_LOGIC_VECTOR (3 downto 0) := "1011";
74     constant R12 : STD_LOGIC_VECTOR (3 downto 0) := "1100";
75     constant R13 : STD_LOGIC_VECTOR (3 downto 0) := "1101";
76     constant R14 : STD_LOGIC_VECTOR (3 downto 0) := "1110";
77     constant R15 : STD_LOGIC_VECTOR (3 downto 0) := "1111";
78
79     type banco is array (0 to (2**m)-1) of STD_LOGIC_VECTOR(n-1 downto 0);
80     constant aux : banco := (
81         LI & R0 & x"0000",           --LI R0, #0
82         LI & R1 & x"0001",           --LI R1, #1
83         LI & R2 & x"0000",           --LI R2, #0
84         LI & R3 & x"000c",           --LI R3, #12
85         tipoR & R4 & R0 & R1 & SU & ADD, --et1: ADD R4, R0, R1
86         SWI & R4 & x"0072",           --SWI R4, 0x72
87         ADDI & R0 & R1 & x"000",       --ADDI R0, R1, #0
88         ADDI & R1 & R4 & x"000",       --ADDI R1, R4, #0
89         ADDI & R2 & R2 & x"001",       --ADDI R2, R2, #1
90         BNEI & R2 & R3 & x"00b",       --BNEI R2, R3, et1 (1011 = -5)
91         NOP & SU & SU & SU & SU & SU,   --fin: NOP
92         B & SU & x"000a",             --B fin
93         others => (others => '0')
94     );
95 begin
96     inst <= aux(conv_integer(pc));
97 end Behavioral;

```

3. Código de simulación

```

1  library ieee;
2  library STD;
3  use ieee.STD_LOGIC_1164.ALL;
4  use ieee.STD_LOGIC_arith.all;
5  use ieee.STD_LOGIC_unsigned.ALL;
6  use ieee.STD_LOGIC_TEXTIO.ALL;
7  use STD.TEXTIO.ALL;
8
9  entity test_bench is
10 end test_bench;
11
12 architecture Behavioral of test_bench is
13     component MemoriaPrograma is
14         Port ( pc : in STD_LOGIC_VECTOR (9 downto 0);
15               inst : out STD_LOGIC_VECTOR (24 downto 0));

```

```

16     end component;
17
18     signal pc : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
19     signal inst : STD_LOGIC_VECTOR (24 downto 0);
20 begin
21     mp: MemoriaPrograma Port map (
22         pc => pc,
23         inst => inst
24     );
25
26     process
27         file arch_res : text;    --Apuntadores tipo
28         ↪ txt
29         variable linea_res : line;
30         variable var_inst : STD_LOGIC_VECTOR (24 downto 0);
31         variable cadena : string (1 to 6);
32     begin
33         --- PC OPCODE 19..16 15..12 11..8 7..4 3..0
34         file_open(arch_res, "Resultado.txt", WRITE_MODE);
35         cadena := "PC";
36         write(linea_res, cadena, right, cadena'LENGTH+1);--ESCRIBE LA cadena
37         ↪ "PC"
38         cadena := "OPCODE";
39         write(linea_res, cadena, right, cadena'LENGTH+1);--ESCRIBE LA cadena
40         ↪ "OPCODE"
41         cadena := "19..16";
42         write(linea_res, cadena, right, cadena'LENGTH+1);--ESCRIBE LA cadena
43         ↪ "19..16"
44         cadena := "15..12";
45         write(linea_res, cadena, right, cadena'LENGTH+1);--ESCRIBE LA cadena
46         ↪ "15..12"
47         cadena := " 11..8";
48         write(linea_res, cadena, right, cadena'LENGTH+1);--ESCRIBE LA cadena
49         ↪ "11..8"
50         cadena := " 7..4";
51         write(linea_res, cadena, right, cadena'LENGTH+1);--ESCRIBE LA cadena
52         ↪ "7..4"
53         cadena := " 3..0";
54         write(linea_res, cadena, right, cadena'LENGTH+1);--ESCRIBE LA cadena
55         ↪ "3..0"
56         writeline(arch_res, linea_res);-- escribe la linea en el archivo
57
58         for i in 0 to 11 loop
59             wait for 10 ns;
60         end loop;
61     end process;
62 end;

```

```

52     var_inst := inst;
53     Hwrite(linea_res, pc, left, 9);--ESCRIBE EL CAMPO PC
54     write(linea_res, var_inst(24 downto 20), left, 8);--ESCRIBE EL
        ↳ CAMPO OPCODE
55     write(linea_res, var_inst(19 downto 16), left, 7);--ESCRIBE EL
        ↳ CAMPO 19..16
56     write(linea_res, var_inst(15 downto 12), left, 7);--ESCRIBE EL
        ↳ CAMPO 15..12
57     write(linea_res, var_inst(11 downto 8), left, 7);--ESCRIBE EL
        ↳ CAMPO 11..8
58     write(linea_res, var_inst(7 downto 4), left, 7);--ESCRIBE EL
        ↳ CAMPO 7 .. 4
59     write(linea_res, var_inst(3 downto 0), left, 7);--ESCRIBE EL
        ↳ CAMPO 3 .. 0
60     writeline(arch_res, linea_res);
61     pc <= pc + 1;
62     end loop;
63     file_close(arch_res);  -- cierra el archivo
64     wait;
65     end process;
66 end Behavioral;

```

4. Simulación


4.1. Programa a "ejecutar"

```

1      LI      R0, #0
2      LI      R1, #1
3      LI      R2, #0
4      LI      R3, #12
5  et1: ADDI    R4, R0, R1
6      SWI     R4, 0x72
7      ADDI    R0, R1, #0
8      ADDI    R1, R4, #0
9      ADDI    R2, R2, #1
10     BNEI    R2, R3, et1
11  fin: NOP
12     B       fin

```

4.2. Forma de onda de simulación




4.3. Archivo salida: Resultado.txt

	PC	OPCODE	19..16	15..12	11..8	7..4	3..0
1	000	00001	0000	0000	0000	0000	0000
2	001	00001	0001	0000	0000	0000	0001
3	002	00001	0010	0000	0000	0000	0000
4	003	00001	0011	0000	0000	0000	1100
5	004	00000	0100	0000	0001	0000	0000
6	005	00011	0100	0000	0000	0111	0010
7	006	00101	0000	0001	0000	0000	0000
8	007	00101	0001	0100	0000	0000	0000
9	008	00101	0010	0010	0000	0000	0001
10	009	01110	0010	0011	0000	0000	1011
11	00A	10110	0000	0000	0000	0000	0000
12	00B	10011	0000	0000	0000	0000	1010

5. Diagramas RTL

5.1. Análisis RTL



5.2. Synthesis

