

Instituto Politécnico Nacional

Escuela Superior de Cómputo

Práctica 14 - Unidad de Control

Unidad de aprendizaje: Arquitectura de Computadoras

Grupo: 3CV1

Alumno(a):

Ramos Díaz Enrique

Profesor(a):

Vega García Nayeli

28 de junio 2020

Índice

1	Código de implementación	3
1.1	Decodificador de Instrucción	3
1.2	Memoria de Código de Función	5
1.3	Memoria de Código de Operación	5
1.4	Nivel	7
1.5	Condición	7
1.6	Registro de banderas	8
1.7	Multiplexor: MopCode	8
1.8	Multiplexor: MopCode - MfunCode	9
1.9	Carta ASM	10
1.10	Unidad de Control	13
2	Código de simulación	17
2.1	Decodificador de Instrucción	17
2.2	Memoria de Código de Función	18
2.3	Memoria de Código de Operación	19
2.4	Nivel	20
2.5	Condición	21
2.6	Registro de banderas	22
2.7	Carta ASM	23
2.8	Unidad de Control	25
3	Simulación	29
3.1	Decodificador de Instrucción	29
3.2	Memoria de Código de Función	29
3.3	Memoria de Código de Operación	30
3.4	Nivel	30
3.5	Condición	30
3.6	Registro de banderas	30
3.7	Carta ASM	31
3.8	Unidad de Control	32
3.8.1	Archivo de Entrada: Estimulos.txt	32
3.8.2	Forma de onda	33
3.8.3	Archivo de Salida: Resultado.txt	35
4	Diagramas RTL	39
4.1	Análisis RTL	39
4.1.1	Decodificador de Instrucción	39
4.1.2	Memoria de Código de Función	40
4.1.3	Memoria de Código de Operación	40
4.1.4	Nivel	40
4.1.5	Condición	41
4.1.6	Registro de banderas	41

4.1.7	Carta ASM	41
4.1.8	Unidad de Control	42
4.2	Synthesis	42
4.2.1	Decodificador de Instrucción	42
4.2.2	Memoria de Código de Función	43
4.2.3	Memoria de Código de Operación	44
4.2.4	Nivel	45
4.2.5	Condición	45
4.2.6	Registro de banderas	46
4.2.7	Carta ASM	47
4.2.8	Unidad de Control	48

1. Código de implementación

1.1. Decodificador de Instrucción

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity DecodificadorInstruccion is
5      Port ( opCode : in STD_LOGIC_VECTOR (4 downto 0);
6            TIPOR, BEQI, BNEQI, BLTI, BLETI, BGTI, BGETI : out STD_LOGIC);
7  end DecodificadorInstruccion;
8
9  architecture Behavioral of DecodificadorInstruccion is
10 begin
11     process (opCode)
12     begin
13         case opCode is
14             when "00000" =>
15                 TIPOR <= '1';
16                 BEQI <= '0';
17                 BNEQI <= '0';
18                 BLTI <= '0';
19                 BLETI <= '0';
20                 BGTI <= '0';
21                 BGETI <= '0';
22             when "01101" =>
23                 TIPOR <= '0';
24                 BEQI <= '1';
25                 BNEQI <= '0';
26                 BLTI <= '0';
27                 BLETI <= '0';
28                 BGTI <= '0';
29                 BGETI <= '0';
30             when "01110" =>
31                 TIPOR <= '0';
32                 BEQI <= '0';
33                 BNEQI <= '1';
34                 BLTI <= '0';
35                 BLETI <= '0';
36                 BGTI <= '0';
37                 BGETI <= '0';
38             when "01111" =>
39                 TIPOR <= '0';
40                 BEQI <= '0';
```

```
41         BNEQI <= '0';
42         BLTI <= '1';
43         BLETI <= '0';
44         BGTI <= '0';
45         BGETI <= '0';
46     when "10000" =>
47         TIPOR <= '0';
48         BEQI <= '0';
49         BNEQI <= '0';
50         BLTI <= '0';
51         BLETI <= '1';
52         BGTI <= '0';
53         BGETI <= '0';
54     when "10001" =>
55         TIPOR <= '0';
56         BEQI <= '0';
57         BNEQI <= '0';
58         BLTI <= '0';
59         BLETI <= '0';
60         BGTI <= '1';
61         BGETI <= '0';
62     when "10010" =>
63         TIPOR <= '0';
64         BEQI <= '0';
65         BNEQI <= '0';
66         BLTI <= '0';
67         BLETI <= '0';
68         BGTI <= '0';
69         BGETI <= '1';
70     when others =>
71         TIPOR <= '0';
72         BEQI <= '0';
73         BNEQI <= '0';
74         BLTI <= '0';
75         BLETI <= '0';
76         BGTI <= '0';
77         BGETI <= '0';
78     end case;
79     end process;
80 end Behavioral;
```

1.2. Memoria de Código de Función

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_arith.ALL;
4  use IEEE.STD_LOGIC_unsigned.ALL;
5
6  entity MfunCode is
7      Port ( funCode : in STD_LOGIC_VECTOR (3 downto 0);
8            microFuncion : out STD_LOGIC_VECTOR (19 downto 0));
9  end MfunCode;
10
11 architecture Behavioral of MfunCode is
12     type arreglo is array (0 to (2**4)-1) of STD_LOGIC_VECTOR(19 downto 0);
13     constant aux : arreglo := (
14         "00000100010000110011", --ADD
15         "00000100010001110011", --SUB
16         "00000100010000000011", --AND
17         "00000100010000010011", --OR
18         "00000100010000100011", --XOR
19         "00000100010011010011", --NAND
20         "00000100010011000011", --NOR
21         "00000100010010100011", --XNOR
22         "00000100010011010011", --NOT
23         "00000001110000000000", --SLL
24         "00000001010000000000", --SRL
25         others => (others => '0')
26     );
27 begin
28     microFuncion <= aux(conv_integer(funCode));
29 end Behavioral;

```

1.3. Memoria de Código de Operación

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_arith.ALL;
4  use IEEE.STD_LOGIC_unsigned.ALL;
5
6  entity MopCode is
7      Port ( opCode : in STD_LOGIC_VECTOR (4 downto 0);
8            microOpCode : out STD_LOGIC_VECTOR (19 downto 0));
9  end MopCode;

```

```

10
11 architecture Behavioral of MopCode is
12     type arreglo is array ( 0 to (2**5)-1 ) of std_logic_vector(19 downto
13         ↪ 0);
14     constant aux : arreglo := (
15         "00001000000001110001", -- VERIF
16         "00000000010000000000", -- LI
17         "00000100010000001000", -- LWI
18         "000010000000000001100", -- SWI
19         "00001010000100110101", -- SW
20         "00000100010100110011", -- ADDI
21         "00000100010101110011", -- SUBI
22         "00000100010100000011", -- ANDI
23         "00000100010100010011", -- ORI
24         "00000100010100100011", -- XORI
25         "00000100010111010011", -- NANDI
26         "00000100010111000011", -- NORI
27         "00000100010110100011", -- XNORI
28         "10010000001100110011", -- BEQI
29         "10010000001100110011", -- BNEI
30         "10010000001100110011", -- BLTI
31         "10010000001100110011", -- BLETI
32         "10010000001100110011", -- BGTI
33         "10010000001100110011", -- BGETI
34         "00010000000000000000", -- B
35         "01010000000000000000", -- CALL
36         "00100000000000000000", -- RET
37         "00000000000000000000", -- NOP
38         "00000110010100110001", -- LW
39
40     others => (others => '0')
41 );
42 begin
43     microOpCode <= aux(conv_integer(opCode));
44 end Behavioral;

```

1.4. Nivel

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity Nivel is
5      Port ( clk, clr : in STD_LOGIC;
6            nivel : out STD_LOGIC);
7  end Nivel;
8
9  architecture Behavioral of Nivel is
10     signal pclk, nclk: STD_LOGIC;
11 begin
12     process(clk,clr)
13     begin
14         if (clr = '1') then
15             pclk <= '0';
16         elsif (rising_edge(clk)) then
17             pclk <= not pclk;
18         end if;
19     end process;
20
21     process(clk, clr)
22     begin
23         if (clr = '1') then
24             nclk <= '0';
25         elsif (falling_edge(clk)) then
26             nclk <= not nclk;
27         end if;
28     end process;
29
30     nivel <= pclk xor nclk;
31 end Behavioral;
```

1.5. Condición

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity Condicion is
5      Port ( Q : in STD_LOGIC_VECTOR (3 downto 0);
6            EQ, NE, LT, LE, GT, GE : out STD_LOGIC);
7  end Condicion;
```



```
8
9  architecture Behavioral of Condicion is
10 begin
11     --Q[OV, N, Z, C]
12     EQ <= Q(1);
13     NE <= not Q(1);
14     LT <= not Q(0);
15     LE <= not Q(0) or Q(1);
16     GT <= Q(0) and not Q(1);
17     GE <= Q(0);
18 end Behavioral;
```

1.6. Registro de banderas

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity Registro is
5      Port ( banderas : in STD_LOGIC_VECTOR (3 downto 0);
6            clr, clk, LF : in STD_LOGIC;
7            Q : out STD_LOGIC_VECTOR (3 downto 0));
8  end Registro;
9
10 architecture Behavioral of Registro is
11 begin
12     process(clk, clr)
13     begin
14         if (clr = '1') then
15             Q <= (others => '0');
16         elsif (falling_edge (clk)) then
17             if (LF = '1') then
18                 Q <= banderas;
19             end if;
20         end if;
21     end process;
22 end Behavioral;
```

1.7. Multiplexor: MopCode

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity Mux2C is
```

```
5      Port ( opCode : in STD_LOGIC_VECTOR (4 downto 0);
6            SDOPC : in STD_LOGIC;
7            salida : out STD_LOGIC_VECTOR (4 downto 0));
8  end Mux2C;
9
10 architecture Behavioral of Mux2C is
11     constant ceros : STD_LOGIC_VECTOR (4 downto 0) := "00000";
12 begin
13     with SDOPC select
14         salida <=
15             opCode when '1',
16             ceros when others;
17 end Behavioral;
```

1.8. Multiplexor: MopCode - MfunCode

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity Multiplexor is
5      Port (
6          microFuncion, microOpcode : in STD_LOGIC_VECTOR (19 downto 0);
7          SM : in STD_LOGIC;
8          salida : out STD_LOGIC_VECTOR (19 downto 0));
9  end Multiplexor;
10
11 architecture Behavioral of Multiplexor is
12 begin
13     with SM select
14         salida <=
15             microOpcode when '1' ,
16             microFuncion when others;
17 end Behavioral;
```

1.9. Carta ASM

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity UnidadC is
5      Port ( clk, clr, EQ, NE, LT, LE, GT, GE, nivel, BGETI, BGTI, BLETI,
6            ↪ BLTI, BNEQI, BEQI, TIPOR : in STD_LOGIC;
7            SDOPC, SM : out STD_LOGIC);
8
9  architecture Behavioral of UnidadC is
10     type estados is (e0);
11     signal actual, siguiente : estados;
12 begin
13     --Control de estados
14     process(clr, clk)
15     begin
16         if(clr = '1') then
17             actual <= e0;
18         elsif (rising_edge(clk)) then
19             actual <= siguiente;
20         end if;
21     end process;
22
23     --Carta ASM
24     process(actual, EQ, NE, LT, LE, GT, GE, nivel, BGETI, BGTI, BLETI, BLTI,
25            ↪ BNEQI, BEQI, TIPOR)
26     begin
27         SDOPC <= '0';
28         SM <= '0';
29         case actual is
30             when e0 =>
31                 if (TIPOR = '1') then
32                     SM <= '0';
33                 else
34                     if (BEQI = '0') then
35                         if (BNEQI = '0') then
36                             if (BLTI = '0') then
37                                 if (BLETI = '0') then
38                                     if (BGTI = '0') then
39                                         if (BGETI = '0') then
40                                             SM <= '1';
41                                             SDOPC <= '1';

```

```

41         else --BGETI 1
42             if (nivel = '1') then
43                 SM <= '1';
44                 SDOPC <= '0';
45             else --NA 0
46                 if (GE = '1') then
47                     SM <= '1';
48                     SDOPC <= '1';
49                 else --GE 0
50                     SM <= '1';
51                     SDOPC <= '0';
52                 end if;
53             end if;
54         end if;
55     else -- BGTI 1
56         if (nivel = '1') then
57             SM <= '1';
58             SDOPC <= '0';
59         else --NA 0
60             if (GT = '1') then
61                 SM <= '1';
62                 SDOPC <= '1';
63             else --GT 0
64                 SM <= '1';
65                 SDOPC <= '0';
66             end if;
67         end if;
68     end if;
69     else --BLETI 1
70         if (nivel = '1') then
71             SM <= '1';
72             SDOPC <= '0';
73         else --NA 0
74             if (LE = '1') then
75                 SM <= '1';
76                 SDOPC <= '1';
77             else --LE 0
78                 SM <= '1';
79                 SDOPC <= '0';
80             end if;
81         end if;
82     end if;
83     else --BLTI 1
84         if (nivel = '1') then

```

```
85         SM <= '1';
86         SDOPC <= '0';
87     else --NA 0
88         if (LT = '1') then
89             SM <= '1';
90             SDOPC <= '1';
91         else --LT 0
92             SM <= '1';
93             SDOPC <= '0';
94         end if;
95     end if;
96 end if;
97 else --BNEQI 1
98     if (nivel = '1') then
99         SM <= '1';
100        SDOPC <= '0';
101    else --NA 0
102        if (NE = '1') then
103            SM <= '1';
104            SDOPC <= '1';
105        else --NE 0
106            SM <= '1';
107            SDOPC <= '0';
108        end if;
109    end if;
110 end if;
111 else --BEQI 1
112     if (nivel = '1') then
113         SM <= '1';
114         SDOPC <= '0';
115     else --NA 0
116         if (EQ = '1') then
117             SM <= '1';
118             SDOPC <= '1';
119         else --EQ 0
120             SM <= '1';
121             SDOPC <= '0';
122         end if;
123     end if;
124 end if;
125 end if;
126 siguiente <= e0;
127 end case;
128 end process;
```

```
129 end Behavioral;
```

1.10. Unidad de Control

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4
5  entity UnidadControl is
6      Port ( clk, clr, LF : in STD_LOGIC;
7            opCode : in STD_LOGIC_VECTOR (4 downto 0);
8            funCode, banderas : in STD_LOGIC_VECTOR (3 downto 0);
9            na: out STD_LOGIC;
10           microInstruccion : out STD_LOGIC_VECTOR (19 downto 0));
11 end UnidadControl;
12
13 architecture Behavioral of UnidadControl is
14     component UnidadC is
15         Port ( clk, clr, EQ, NE, LT, LE, GT, GE, nivel, BGETI, BGTI, BLETI,
16               ↪ BLTI, BNEQI, BEQI, TIPOR : in STD_LOGIC;
17               SDOPC, SM : out STD_LOGIC);
18     end component;
19
20     component Condicion is
21         Port ( Q : in STD_LOGIC_VECTOR (3 downto 0);
22               EQ, NE, LT, LE, GT, GE : out STD_LOGIC);
23     end component;
24
25     component DecodificadorInstruccion is
26         Port ( opCode : in STD_LOGIC_VECTOR (4 downto 0);
27               TIPOR, BEQI, BNEQI, BLTI, BLETI, BGTI, BGETI : out
28               ↪ STD_LOGIC);
29     end component;
30
31     component MfunCode is
32         Port ( funCode : in STD_LOGIC_VECTOR (3 downto 0);
33               microFuncion : out STD_LOGIC_VECTOR (19 downto 0));
34     end component;
35
36     component MopCode is
37         Port ( opCode : in STD_LOGIC_VECTOR (4 downto 0);
38               microOpCode : out STD_LOGIC_VECTOR (19 downto 0));
39     end component;
```

```

38
39     component Mux2C is
40         Port ( opCode : in STD_LOGIC_VECTOR (4 downto 0);
41               SDOPC : in STD_LOGIC;
42               salida : out STD_LOGIC_VECTOR (4 downto 0));
43     end component;
44
45     component Multiplexor is
46         Port (
47             microFuncion, microOpcode : in STD_LOGIC_VECTOR (19 downto 0);
48             SM : in STD_LOGIC;
49             salida : out STD_LOGIC_VECTOR (19 downto 0));
50     end component;
51
52     component Nivel is
53         Port ( clk, clr : in STD_LOGIC;
54               nivel : out STD_LOGIC);
55     end component;
56
57     component Registro is
58         Port ( banderas : in STD_LOGIC_VECTOR (3 downto 0);
59               clr, clk, LF : in STD_LOGIC;
60               Q : out STD_LOGIC_VECTOR (3 downto 0));
61     end component;
62
63     --[EQ, NE, LT, LE, GT, GE]
64     signal auxCondicion : STD_LOGIC_VECTOR (5 downto 0);
65     --[TIPOR, BEQI, BNEQI, BLTI, BLETI, BGTI, BGETI]
66     signal auxDecodificador : STD_LOGIC_VECTOR (6 downto 0);
67     signal auxNivel, auxSM, auxSDOPC : STD_LOGIC;
68     signal auxQ : STD_LOGIC_VECTOR(3 downto 0);
69     signal auxOpCode : STD_LOGIC_VECTOR(4 downto 0);
70     signal auxMicroFun, auxMicroOp, auxSalida : STD_LOGIC_VECTOR(19 downto
71     ↪ 0);
72
73 begin
74     uc : UnidadC Port map (
75         clk => clk,
76         clr => clr,
77         EQ => auxCondicion(5),
78         NE => auxCondicion(4),
79         LT => auxCondicion(3),
80         LE => auxCondicion(2),
81         GT => auxCondicion(1),
82         GE => auxCondicion(0),

```

```

81     nivel => auxNivel,
82     BGETI => auxDecodificador(0),
83     BGTI => auxDecodificador(1),
84     BLETI => auxDecodificador(2),
85     BLTI => auxDecodificador(3),
86     BNEQI => auxDecodificador(4),
87     BEQI => auxDecodificador(5),
88     TIPOR => auxDecodificador(6),
89     SDOPC => auxSDOPC,
90     SM => auxSM
91 );
92
93
94 con : Condicion Port map (
95     Q => auxQ,
96     EQ => auxCondicion(5),
97     NE => auxCondicion(4),
98     LT => auxCondicion(3),
99     LE => auxCondicion(2),
100    GT => auxCondicion(1),
101    GE => auxCondicion(0)
102 );
103
104 deco : DecodificadorInstruccion Port map (
105     opCode => opCode,
106     TIPOR => auxDecodificador(6),
107     BEQI => auxDecodificador(5),
108     BNEQI => auxDecodificador(4),
109     BLTI => auxDecodificador(3),
110     BLETI => auxDecodificador(2),
111     BGTI => auxDecodificador(1),
112     BGETI => auxDecodificador(0)
113 );
114
115 fun : MfunCode Port map (
116     funCode => funCode,
117     microFuncion => auxMicroFun
118 );
119
120 op : MopCode Port map (
121     opCode => auxOpCode,
122     microOpCode => auxMicroOp
123 );
124

```



```
125     mux2 : Mux2C Port map (  
126         opCode => opCode,  
127         SDOPC => auxSDOPC,  
128         salida => auxOpCode  
129     );  
130  
131     mux : Multiplexor Port map (  
132         microFuncion => auxMicroFun,  
133         microOpCode => auxMicroOp,  
134         SM => auxSM,  
135         salida => auxSalida  
136     );  
137  
138     niv : Nivel Port map (  
139         clk => clk,  
140         clr => clr,  
141         nivel => auxNivel  
142     );  
143  
144     microInstruccion <= auxSalida;  
145     na <= auxNivel;  
146  
147     reg : Registro port map(  
148         banderas => banderas,  
149         clr => clr,  
150         clk => clk,  
151         LF => LF,  
152         Q => auxQ  
153     );  
154  
155 end Behavioral;
```

2. Código de simulación

2.1. Decodificador de Instrucción

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity tbDecodificadorInstruccion is
5  end tbDecodificadorInstruccion;
6
7  architecture Behavioral of tbDecodificadorInstruccion is
8      component DecodificadorInstruccion is
9          Port ( opCode : in STD_LOGIC_VECTOR (4 downto 0);
10              TIPOR, BEQI, BNEQI, BLTI, BLETI, BGTI, BGETI : out
11                  STD_LOGIC);
12      end component;
13
14      signal opCode : STD_LOGIC_VECTOR (4 downto 0);
15      signal TIPOR, BEQI, BNEQI, BLTI, BLETI, BGTI, BGETI : STD_LOGIC;
16
17  begin
18      deco : DecodificadorInstruccion Port map (
19          opCode => opCode,
20          TIPOR => TIPOR,
21          BEQI => BEQI,
22          BNEQI => BNEQI,
23          BLTI => BLTI,
24          BLETI => BLETI,
25          BGTI => BGTI,
26          BGETI => BGETI
27      );
28
29  process
30  begin
31      opCode <= "00000";
32      wait for 10 ns;
33      opCode <= "01101";
34      wait for 10 ns;
35      opCode <= "01110";
36      wait for 10 ns;
37      opCode <= "01111";
38      wait for 10 ns;
39      opCode <= "10000";
40      wait for 10 ns;
```

```
40         opCode <= "10001";
41         wait for 10 ns;
42         opCode <= "10010";
43         wait;
44     end process;
45
46 end Behavioral;
```

2.2. Memoria de Código de Función

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity tbMfunCode is
5  end tbMfunCode;
6
7  architecture Behavioral of tbMfunCode is
8      component MfunCode is
9          Port ( funCode : in STD_LOGIC_VECTOR (3 downto 0);
10              microFuncion : out STD_LOGIC_VECTOR (19 downto 0));
11      end component;
12
13      signal funCode : STD_LOGIC_VECTOR (3 downto 0);
14      signal microFuncion : STD_LOGIC_VECTOR (19 downto 0);
15
16  begin
17      fun : MfunCode Port map (
18          funCode => funCode,
19          microFuncion => microFuncion
20      );
21
22      process
23      begin
24          funCode <= "0000";
25          wait for 10 ns;
26          funCode <= "0001";
27          wait for 10 ns;
28          funCode <= "0010";
29          wait for 10 ns;
30          funCode <= "0011";
31          wait for 10 ns;
32          funCode <= "0100";
33          wait for 10 ns;
```

```
34     funCode <= "0101";
35     wait for 10 ns;
36     funCode <= "0110";
37     wait for 10 ns;
38     funCode <= "0111";
39     wait for 10 ns;
40     funCode <= "1000";
41     wait;
42 end process;
43 end Behavioral;
```

2.3. Memoria de Código de Operación

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity tbMopCode is
5  end tbMopCode;
6
7  architecture Behavioral of tbMopCode is
8      component MopCode is
9          Port ( opCode : in  STD_LOGIC_VECTOR (4 downto 0);
10              microOpCode : out STD_LOGIC_VECTOR (19 downto 0));
11      end component;
12
13      signal opCode : STD_LOGIC_VECTOR (4 downto 0);
14      signal microOpCode : STD_LOGIC_VECTOR (19 downto 0);
15
16  begin
17      op : MopCode Port map (
18          opCode => OpCode,
19          microOpCode => microOpCode
20      );
21
22      process
23      begin
24          opCode <= "00000";
25          wait for 10 ns;
26          opCode <= "00001";
27          wait for 10 ns;
28          opCode <= "00010";
29          wait for 10 ns;
30          opCode <= "00011";
```

```
31     wait for 10 ns;
32     opCode <= "00100";
33     wait for 10 ns;
34     opCode <= "00101";
35     wait for 10 ns;
36     opCode <= "00110";
37     wait for 10 ns;
38     opCode <= "00111";
39     wait for 10 ns;
40     opCode <= "01000";
41     wait;
42 end process;
43 end Behavioral;
```

2.4. Nivel

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity tbNivel is
5  end tbNivel;
6
7  architecture Behavioral of tbNivel is
8      component Nivel is
9          Port ( clk, clr : in STD_LOGIC;
10              nivel : out STD_LOGIC);
11      end component;
12
13      signal clr, clk, na : STD_LOGIC;
14
15  begin
16      niv : Nivel Port map (
17          clk => clk,
18          clr => clr,
19          nivel => na
20      );
21
22      reloj : process begin
23          clk <= '0';
24          wait for 5 ns;
25          clk <= '1';
26          wait for 5 ns;
27      end process;
```

```
28
29     process
30     begin
31         clr <= '1';
32         wait for 3 ns;
33         clr <= '0';
34         wait;
35     end process;
36
37 end Behavioral;
```

2.5. Condición

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity tbCondicion is
5  end tbCondicion;
6
7  architecture Behavioral of tbCondicion is
8      component Condicion is
9          Port ( Q : in STD_LOGIC_VECTOR (3 downto 0);
10              EQ, NE, LT, LE, GT, GE : out STD_LOGIC);
11      end component;
12
13      signal EQ, NE, LT, LE, GT, GE : STD_LOGIC;
14      signal Q : STD_LOGIC_VECTOR (3 downto 0);
15
16  begin
17      con : Condicion Port map (
18          Q => Q,
19          EQ => EQ,
20          NE => NE,
21          LT => LT,
22          LE => LE,
23          GT => GT,
24          GE => GE
25      );
26
27      --Q[OV, N, Z, C]
28      process
29      begin
30          Q <= "0010";
```

```
31     wait for 10 ns;
32     Q <= "1101";
33     wait for 10 ns;
34     Q <= "0001";
35     wait for 10 ns;
36     Q <= "0000";
37     wait for 10 ns;
38     Q <= "1111";
39     wait;
40 end process;
41
42 end Behavioral;
```

2.6. Registro de banderas

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity tbRegistro is
5  end tbRegistro;
6
7  architecture Behavioral of tbRegistro is
8      component Registro is
9          Port ( banderas : in STD_LOGIC_VECTOR (3 downto 0);
10              clr, clk, LF : in STD_LOGIC;
11              Q : out STD_LOGIC_VECTOR (3 downto 0));
12      end component;
13
14      signal clr, clk, LF : STD_LOGIC;
15      signal banderas, Q : STD_LOGIC_VECTOR (3 downto 0);
16
17  begin
18      reg : Registro port map(
19          banderas => banderas,
20          clr => clr,
21          clk => clk,
22          LF => LF,
23          Q => Q
24      );
25
26      reloj : process begin
27          clk <= '0';
28          wait for 5 ns;
```

```

29         clk <= '1';
30         wait for 5 ns;
31     end process;
32
33     process
34     begin
35         clr <= '1';
36         wait until falling_edge(clk);
37         clr <= '0';
38         LF <= '1';
39         banderas <= "1111";
40         wait until falling_edge(clk);
41         banderas <= "0000";
42         wait until falling_edge(clk);
43         banderas <= "0001";
44         wait until falling_edge(clk);
45         banderas <= "0010";
46         wait until falling_edge(clk);
47         banderas <= "0011";
48         wait until falling_edge(clk);
49         LF <= '0';
50         banderas <= "0000";
51         wait until falling_edge(clk);
52         banderas <= "0001";
53         wait;
54     end process;
55 end Behavioral;

```

2.7. Carta ASM

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity tbUnidadC is
5  end tbUnidadC;
6
7  architecture Behavioral of tbUnidadC is
8      component UnidadC is
9          Port ( clk, clr, EQ, NE, LT, LE, GT, GE, nivel, BGETI, BGTI, BLETI,
10              ↪ BLTI, BNEQI, BEQI, TIPOR : in STD_LOGIC;
11                  SDOPC, SM : out STD_LOGIC);
12      end component;

```



```
13     signal clk, clr, EQ, NE, LT, LE, GT, GE, nivel, BGETI, BGTI, BLETI,  
14         → BLTI, BNEQI, BEQI, TIPOR, SDOPC, SM : STD_LOGIC := '0';  
15 begin  
16     uc : UnidadC Port map (  
17         clk => clk,  
18         clr => clr,  
19         EQ => EQ,  
20         NE => NE,  
21         LT => LT,  
22         LE => LE,  
23         GT => GT,  
24         GE => GE,  
25         nivel => nivel,  
26         BGETI => BGETI,  
27         BGTI => BGTI,  
28         BLETI => BLETI,  
29         BLTI => BLTI,  
30         BNEQI => BNEQI,  
31         BEQI => BEQI,  
32         TIPOR => TIPOR,  
33         SDOPC => SDOPC,  
34         SM => SM  
35     );  
36  
37     reloj : process begin  
38         clk <= '0';  
39         wait for 5 ns;  
40         clk <= '1';  
41         wait for 5 ns;  
42     end process;  
43  
44     process  
45     begin  
46         clr <= '1';  
47         wait until rising_edge(clk);  
48  
49         clr <= '0';  
50         TIPOR <= '1';  
51         wait until rising_edge(clk);  
52  
53         TIPOR <= '0';  
54         LT <= '1';  
55         BLTI <= '1';
```

```

56     wait until rising_edge(clk);
57
58     LT <= '0';
59     wait until rising_edge(clk);
60
61     BLTI <= '0';
62     LE <= '1';
63     BLETI <= '1';
64     wait until rising_edge(clk);
65
66     LE <= '0';
67     wait until rising_edge(clk);
68
69     clr <= '1';
70     wait;
71 end process;
72
73 end Behavioral;

```

2.8. Unidad de Control

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_arith.all;
4  use IEEE.STD_LOGIC_unsigned.ALL;
5  use IEEE.STD_LOGIC_TEXTIO.ALL;
6  use STD.TEXTIO.ALL;
7
8  entity test_bench is
9  end test_bench;
10
11 architecture Behavioral of test_bench is
12     component UnidadControl is
13         Port ( clk, clr, LF : in STD_LOGIC;
14             opCode : in STD_LOGIC_VECTOR (4 downto 0);
15             funCode, banderas : in STD_LOGIC_VECTOR (3 downto 0);
16             na : out STD_LOGIC;
17             microInstruccion : out STD_LOGIC_VECTOR (19 downto 0));
18     end component;
19
20     signal na, clk, clr, LF : STD_LOGIC := '0';
21     signal opCode : STD_LOGIC_VECTOR (4 downto 0) := "00000";
22     signal funCode, banderas : STD_LOGIC_VECTOR (3 downto 0) := "0000";

```

```

23     signal microInstruccion : STD_LOGIC_VECTOR (19 downto 0) := (others =>
        => '0');
24
25 begin
26     U1 : UnidadControl port map(
27         opCode => opCode,
28         funCode => funCode,
29         banderas => banderas,
30         clk => clk,
31         clr => clr,
32         LF => LF,
33         na => na,
34         microInstruccion => microInstruccion
35     );
36
37     reloj : process
38     begin
39         clk <= '1';
40         wait for 5 ns;
41         clk <= '0';
42         wait for 5 ns;
43     end process;
44
45     process
46         file arch_res : text;    --Apuntadores tipo
            => txt
47         variable linea_res : line;
48         variable var_microinstruccion : STD_LOGIC_VECTOR (19 downto 0);
49         variable var_nivel : string (1 to 4);
50
51         file arch_en : text; --Apuntadores tipo txt
52         variable linea_en: line;
53         variable var_op_code : STD_LOGIC_VECTOR (4 downto 0);
54         variable var_fun_code, var_banderas : STD_LOGIC_VECTOR (3 downto 0);
55         variable var_clr, var_lf : STD_LOGIC;
56         variable cadena : string (1 to 8);
57         variable cadena2 : string (1 to 19);
58         variable cadenaSaltoLinea : string (1 to 2);
59
60     begin
61         cadenaSaltoLinea := " ";
62         --- OPCODE FUNCODE BANDERAS CLR LF
63         file_open(arch_en, "Estimulos.txt", READ_MODE);
64

```

```

65      --- OPCODE FUNCODE BANDERAS CLR LF MICROINS NIVEL
66      file_open(arch_res, "Resultado.txt", WRITE_MODE);
67
68      cadena := "OPCODE ";
69      write(linea_res, cadena, right, cadena'LENGTH+1);--ESCRIBE LA cadena
70      ↪ "OPCODE"
71      cadena := "FUNCODE ";
72      write(linea_res, cadena, right, cadena'LENGTH+1);--ESCRIBE LA cadena
73      ↪ "FUNCODE"
74      cadena := "BANDERAS";
75      write(linea_res, cadena, right, cadena'LENGTH+1);--ESCRIBE LA cadena
76      ↪ "BANDERAS"
77      cadena := "CLR ";
78      write(linea_res, cadena, right, cadena'LENGTH+1);--ESCRIBE LA cadena
79      ↪ "CLR"
80      cadena := "LF ";
81      write(linea_res, cadena, right, cadena'LENGTH+1);--ESCRIBE LA
82      ↪ "LF"
83      cadena := "MICROINS";
84      write(linea_res, cadena, right, cadena'LENGTH+1);--ESCRIBE LA cadena
85      ↪ "MICROINS"
86      cadena2 := "          NIVEL";
87      write(linea_res, cadena2, right, cadena'LENGTH+1);--ESCRIBE LA
88      ↪ cadena "NIVEL"
89
90      writeline(arch_res, linea_res);-- escribe la linea en el archivo
91
92      while not endfile(arch_en) loop
93          readline(arch_en, linea_en); -- lee una linea completa
94          --- OPCODE FUNCODE BANDERAS CLR LF
95
96          --Lee OPCODE
97          read(linea_en, var_op_code);
98          opCode <= var_op_code;
99
100         --Lee FUNCODE
101         read(linea_en, var_fun_code);
102         funCode <= var_fun_code;
103
104         --Lee BANDERAS
105         read(linea_en, var_banderas);
106         banderas <= var_banderas;
107
108         --Lee CLR

```

```

102         read(linea_en, var_clr);
103         clr <= var_clr;
104
105         --Lee LF
106         read(linea_en, var_lf);
107         LF <= var_lf;
108
109         wait for 5 ns; --ESPERA AL FLANCO DE SUBIDA
110         var_microinstruccion := microInstruccion;
111
112         if(na = '1') then
113             var_nivel := "ALTO";
114         else
115             var_nivel := "BAJO";
116         end if;
117
118         --- OPCODE FUNCODE BANDERAS CLR LF MICROINS NIVEL
119         write(linea_res, var_op_code, left, 10);--ESCRIBE EL CAMPO
120         ↪ OPCODE
121         write(linea_res, var_fun_code, left, 9);--ESCRIBE EL CAMPO
122         ↪ FUNCODE
123         write(linea_res, var_banderas, left, 10);--ESCRIBE EL CAMPO
124         ↪ BANDERAS
125         write(linea_res, var_clr, left, 8);--ESCRIBE EL CAMPO CLR
126         write(linea_res, var_lf, left, 9);--ESCRIBE EL CAMPO LF
127         write(linea_res, var_microinstruccion, left, 22);--ESCRIBE EL
128         ↪ CAMPO MICROINS
129         write(linea_res, var_nivel, left, 5);--ESCRIBE EL CAMPO NIVEL
130
131         writeline(arch_res, linea_res);-- escribe la linea en el archivo
132
133         wait for 5 ns; --ESPERA AL FLANCO DE BAJADA
134         var_microinstruccion := microInstruccion;
135
136         if(na = '1') then
137             var_nivel := "ALTO";
138         else
139             var_nivel := "BAJO";
140         end if;
141
142         --- OPCODE FUNCODE BANDERAS CLR LF MICROINS NIVEL
143         write(linea_res, var_op_code, left, 10);--ESCRIBE EL CAMPO
144         ↪ OPCODE

```


```

140     write(linea_res, var_fun_code, left, 9);--ESCRIBE EL CAMPO
        ↳ FUNCODE
141     write(linea_res, var_banderas, left, 10);--ESCRIBE EL CAMPO
        ↳ BANDERAS
142     write(linea_res, var_clr, left, 8);--ESCRIBE EL CAMPO CLR
143     write(linea_res, var_lf, left, 9);--ESCRIBE EL CAMPO LF
144     write(linea_res, var_microinstruccion, left, 22);--ESCRIBE EL
        ↳ CAMPO MICROINS
145     write(linea_res, var_nivel, left, 5);--ESCRIBE EL CAMPO NIVEL
        ↳
146     writeline(arch_res, linea_res);-- escribe la linea en el archivo
147
148     write(linea_res, cadenaSaltoLinea, right,
        ↳ cadena'LENGTH+1');--ESCRIBE cadena vacia
149     writeline(arch_res, linea_res);-- escribe la linea en el archivo
150     end loop;
151     file_close(arch_en);  -- cierra el archivo
152     file_close(arch_res); -- cierra el archivo
153     wait;
154     end process;
155 end Behavioral;


```

3. Simulación


3.1. Decodificador de Instrucción




3.2. Memoria de Código de Función




3.3. Memoria de Código de Operación




3.4. Nivel





3.5. Condición



3.6. Registro de banderas



3.7. Carta ASM




3.8. Unidad de Control

3.8.1. Archivo de Entrada: Estimulos.txt

1	---	OPCODE	FUNCODE	BANDERAS	CLR	LF	28	01011	0011	0101	0	1
2	00000	0000	0000	1	0		29	01100	1111	1010	0	1
3	00000	0000	0000	1	0		30	10111	0000	0000	0	1
4	00000	0000	0001	0	1		31	01101	1111	0000	0	1
5	00000	0000	0010	0	1		32	01101	1011	0010	0	1
6	00000	0001	0001	0	1		33	01101	1101	0010	0	1
7	00000	0010	0100	0	1		34	01110	1110	0010	0	1
8	00000	0011	1100	0	1		35	01110	1100	0000	0	1
9	00000	0100	0011	0	1		36	01110	0011	0000	0	1
10	00000	0101	1000	0	1		37	01111	0001	1100	0	1
11	00000	0110	0001	0	1		38	01111	0000	1000	0	1
12	00000	0111	0100	0	1		39	01111	0010	0100	0	1
13	00000	1000	0010	0	1		40	10000	0100	0000	0	1
14	00000	1001	0000	0	0		41	10000	0110	1110	0	1
15	00000	1010	0000	0	0		42	10000	0101	1000	0	1
16	00000	1011	0000	0	0		43	10001	0111	1010	0	1
17	00000	1100	0000	0	0		44	10001	1010	1100	0	1
18	00001	0111	0000	0	0		45	10001	1000	0000	0	1
19	00010	0100	0000	0	0		46	10010	1111	1000	0	1
20	00011	1000	0000	0	0		47	10010	1001	1010	0	1
21	00100	0110	0000	0	0		48	10010	1101	1100	0	1
22	00101	0000	0010	0	1		49	10011	1001	1100	0	0
23	00110	0110	0001	0	1		50	10100	1111	0000	0	0
24	00111	0100	0011	0	1		51	10101	0000	0000	0	0
25	01000	1010	0100	0	1		52	10110	0000	0000	0	0
26	01001	0100	1000	0	1		53	11000	0000	0000	0	0
27	01010	0001	1100	0	1							

3.8.2. Forma de onda





3.8.3. Archivo de Salida: Resultado.txt

1	OPCODE	FUNCODE	BANDERAS	CLR	LF	MICROINS	NIVEL
2	00000	0000	0000	1	0	000001000100000110011	BAJO
3	00000	0000	0000	1	0	000001000100000110011	BAJO
4							
5	00000	0000	0000	1	0	000001000100000110011	BAJO
6	00000	0000	0000	1	0	000001000100000110011	BAJO
7							
8	00000	0000	0001	0	1	000001000100000110011	ALTO
9	00000	0000	0001	0	1	000001000100000110011	BAJO
10							
11	00000	0000	0010	0	1	000001000100000110011	ALTO
12	00000	0000	0010	0	1	000001000100000110011	BAJO
13							
14	00000	0001	0001	0	1	00000100010001110011	ALTO
15	00000	0001	0001	0	1	00000100010001110011	BAJO
16							
17	00000	0010	0100	0	1	000001000100000000011	ALTO
18	00000	0010	0100	0	1	000001000100000000011	BAJO
19							
20	00000	0011	1100	0	1	000001000100000010011	ALTO
21	00000	0011	1100	0	1	000001000100000010011	BAJO
22							
23	00000	0100	0011	0	1	000001000100000100011	ALTO
24	00000	0100	0011	0	1	000001000100000100011	BAJO
25							
26	00000	0101	1000	0	1	00000100010011010011	ALTO
27	00000	0101	1000	0	1	00000100010011010011	BAJO
28							
29	00000	0110	0001	0	1	000001000100110000011	ALTO
30	00000	0110	0001	0	1	000001000100110000011	BAJO
31							
32	00000	0111	0100	0	1	000001000100101000011	ALTO
33	00000	0111	0100	0	1	000001000100101000011	BAJO
34							
35	00000	1000	0010	0	1	00000100010011010011	ALTO
36	00000	1000	0010	0	1	00000100010011010011	BAJO
37							
38	00000	1001	0000	0	0	000000011100000000000	ALTO
39	00000	1001	0000	0	0	000000011100000000000	BAJO
40							
41	00000	1010	0000	0	0	000000010100000000000	ALTO
42	00000	1010	0000	0	0	000000010100000000000	BAJO

43							
44	00000	1011	0000	0	0	00000000000000000000	ALTO
45	00000	1011	0000	0	0	00000000000000000000	BAJO
46							
47	00000	1100	0000	0	0	00000000000000000000	ALTO
48	00000	1100	0000	0	0	00000000000000000000	BAJO
49							
50	00001	0111	0000	0	0	00000000010000000000	ALTO
51	00001	0111	0000	0	0	00000000010000000000	BAJO
52							
53	00010	0100	0000	0	0	00000100010000001000	ALTO
54	00010	0100	0000	0	0	00000100010000001000	BAJO
55							
56	00011	1000	0000	0	0	000010000000000001100	ALTO
57	00011	1000	0000	0	0	000010000000000001100	BAJO
58							
59	00100	0110	0000	0	0	00001010000100110101	ALTO
60	00100	0110	0000	0	0	00001010000100110101	BAJO
61							
62	00101	0000	0010	0	1	00000100010100110011	ALTO
63	00101	0000	0010	0	1	00000100010100110011	BAJO
64							
65	00110	0110	0001	0	1	00000100010101110011	ALTO
66	00110	0110	0001	0	1	00000100010101110011	BAJO
67							
68	00111	0100	0011	0	1	00000100010100000011	ALTO
69	00111	0100	0011	0	1	00000100010100000011	BAJO
70							
71	01000	1010	0100	0	1	00000100010100010011	ALTO
72	01000	1010	0100	0	1	00000100010100010011	BAJO
73							
74	01001	0100	1000	0	1	00000100010100100011	ALTO
75	01001	0100	1000	0	1	00000100010100100011	BAJO
76							
77	01010	0001	1100	0	1	00000100010111010011	ALTO
78	01010	0001	1100	0	1	00000100010111010011	BAJO
79							
80	01011	0011	0101	0	1	00000100010111000011	ALTO
81	01011	0011	0101	0	1	00000100010111000011	BAJO
82							
83	01100	1111	1010	0	1	00000100010110100011	ALTO
84	01100	1111	1010	0	1	00000100010110100011	BAJO
85							
86	10111	0000	0000	0	1	00000110010100110001	ALTO


87	10111	0000	0000	0	1	00000110010100110001	BAJO
88							
89	01101	1111	0000	0	1	00001000000001110001	ALTO
90	01101	1111	0000	0	1	00001000000001110001	BAJO
91							
92	01101	1011	0010	0	1	00001000000001110001	ALTO
93	01101	1011	0010	0	1	10010000001100110011	BAJO
94							
95	01101	1101	0010	0	1	00001000000001110001	ALTO
96	01101	1101	0010	0	1	10010000001100110011	BAJO
97							
98	01110	1110	0010	0	1	00001000000001110001	ALTO
99	01110	1110	0010	0	1	00001000000001110001	BAJO
100							
101	01110	1100	0000	0	1	00001000000001110001	ALTO
102	01110	1100	0000	0	1	10010000001100110011	BAJO
103							
104	01110	0011	0000	0	1	00001000000001110001	ALTO
105	01110	0011	0000	0	1	10010000001100110011	BAJO
106							
107	01111	0001	1100	0	1	00001000000001110001	ALTO
108	01111	0001	1100	0	1	10010000001100110011	BAJO
109							
110	01111	0000	1000	0	1	00001000000001110001	ALTO
111	01111	0000	1000	0	1	10010000001100110011	BAJO
112							
113	01111	0010	0100	0	1	00001000000001110001	ALTO
114	01111	0010	0100	0	1	10010000001100110011	BAJO
115							
116	10000	0100	0000	0	1	00001000000001110001	ALTO
117	10000	0100	0000	0	1	10010000001100110011	BAJO
118							
119	10000	0110	1110	0	1	00001000000001110001	ALTO
120	10000	0110	1110	0	1	10010000001100110011	BAJO
121							
122	10000	0101	1000	0	1	00001000000001110001	ALTO
123	10000	0101	1000	0	1	10010000001100110011	BAJO
124							
125	10001	0111	1010	0	1	00001000000001110001	ALTO
126	10001	0111	1010	0	1	00001000000001110001	BAJO
127							
128	10001	1010	1100	0	1	00001000000001110001	ALTO
129	10001	1010	1100	0	1	00001000000001110001	BAJO
130							

131	10001	1000	0000	0	1	000010000000001110001	ALTO
132	10001	1000	0000	0	1	000010000000001110001	BAJO
133							
134	10010	1111	1000	0	1	000010000000001110001	ALTO
135	10010	1111	1000	0	1	000010000000001110001	BAJO
136							
137	10010	1001	1010	0	1	000010000000001110001	ALTO
138	10010	1001	1010	0	1	000010000000001110001	BAJO
139							
140	10010	1101	1100	0	1	000010000000001110001	ALTO
141	10010	1101	1100	0	1	000010000000001110001	BAJO
142							
143	10011	1001	1100	0	0	000100000000000000000	ALTO
144	10011	1001	1100	0	0	000100000000000000000	BAJO
145							
146	10100	1111	0000	0	0	010100000000000000000	ALTO
147	10100	1111	0000	0	0	010100000000000000000	BAJO
148							
149	10101	0000	0000	0	0	001000000000000000000	ALTO
150	10101	0000	0000	0	0	001000000000000000000	BAJO
151							
152	10110	0000	0000	0	0	000000000000000000000	ALTO
153	10110	0000	0000	0	0	000000000000000000000	BAJO
154							
155	11000	0000	0000	0	0	000000000000000000000	ALTO
156	11000	0000	0000	0	0	000000000000000000000	BAJO
157							


4. Diagramas RTL

4.1. Análisis RTL


4.1.1. Decodificador de Instrucción




4.1.2. Memoria de Código de Función




4.1.3. Memoria de Código de Operación




4.1.4. Nivel




4.1.5. Condición




4.1.6. Registro de banderas



4.1.7. Carta ASM




4.1.8. Unidad de Control




4.2. Synthesis


4.2.1. Decodificador de Instrucción




4.2.2. Memoria de Código de Función




4.2.3. Memoria de Código de Operación




4.2.4. Nivel



4.2.5. Condición



4.2.6. Registro de banderas



4.2.7. Carta ASM

