



## Instituto Politécnico Nacional Escuela Superior de Cómputo

# Práctica 8 - Memoria de Programa

Unidad de aprendizaje: Arquitectura de Computadoras

Grupo: 3CV1

Alumno(a):
Ramos Diaz Enrique

Profesor(a): Vega García Nayeli

## Índice

1	Cálculo del tamaño de los buses de datos y de direcciones						
2	Código de implementación	2					
3	Código de simulación	4					
4	Simulación	6 7					
	Diagramas RTL         5.1 Análisis RTL          5.2 Synthesis	7					

### 1. Cálculo del tamaño de los buses de datos y de direcciones

```
Se sabe que 2^m \times n = 3200 \text{ bytes} = 25600 \text{ bits}
```

El tamaño de la palabra es el tamaño de una instrucción completa del set ESCOMips, siendo de  $\mathbf{n} = \mathbf{25}$  bits.

Para obtener m es necesario despejar la primera ecuación:

```
m = \log^2 \frac{(3200)(8)}{n}

m = \log^2 \frac{25600}{25} = 10

m = 10 bits
```

#### 2. Código de implementación

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_arith.ALL;
   use IEEE.STD_LOGIC_unsigned.ALL;
   entity MemoriaPrograma is
       generic ( m : integer := 10;
                 n : integer := 25);
       Port (pc : in STD_LOGIC_VECTOR (m-1 downto 0);
              inst : out STD_LOGIC_VECTOR (n-1 downto 0));
   end MemoriaPrograma;
11
12
   architecture Behavioral of MemoriaPrograma is
13
       --Instrucciones tipo R
       constant tipoR : STD_LOGIC_VECTOR (4 downto 0) := "00000";
15
       -- Carga y Almacenamiento
       constant LI : STD_LOGIC_VECTOR (4 downto 0) := "00001";
17
       constant LWI : STD_LOGIC_VECTOR (4 downto 0) := "00010";
18
       constant LW : STD_LOGIC_VECTOR (4 downto 0) := "10111";
       constant SWI : STD_LOGIC_VECTOR (4 downto 0) := "00011";
20
       constant SW : STD_LOGIC_VECTOR (4 downto 0) := "00100";
21
       --Aritmticas
       constant ADDI : STD_LOGIC_VECTOR (4 downto 0) := "00101";
23
       constant SUBI : STD_LOGIC_VECTOR (4 downto 0) := "00110";
24
       --Identificador Aritmticas R
       constant ADD : STD_LOGIC_VECTOR (3 downto 0) := "0000";
26
       constant SUB : STD_LOGIC_VECTOR (3 downto 0) := "0001";
27
       --Logicas
```

```
constant ANDI : STD_LOGIC_VECTOR (4 downto 0) := "00111";
29
       constant ORI : STD_LOGIC_VECTOR (4 downto 0) := "01000";
30
       constant XORI : STD_LOGIC_VECTOR (4 downto 0) := "01001";
31
       constant NANDI : STD_LOGIC_VECTOR (4 downto 0) := "01010";
32
       constant NORI : STD_LOGIC_VECTOR (4 downto 0) := "01011";
33
       constant XNORI : STD_LOGIC_VECTOR (4 downto 0) := "01100";
       --Identificador Logicas R
35
       constant ANDR : STD_LOGIC_VECTOR (3 downto 0) := "0010";
       constant ORR : STD_LOGIC_VECTOR (3 downto 0) := "0011";
37
       constant XORR : STD_LOGIC_VECTOR (3 downto 0) := "0100";
38
       constant NANDR : STD_LOGIC_VECTOR (3 downto 0) := "0101";
39
       constant NORR : STD_LOGIC_VECTOR (3 downto 0) := "0110";
       constant XNORR : STD_LOGIC_VECTOR (3 downto 0) := "0111";
41
       constant NOTR : STD_LOGIC_VECTOR (3 downto 0) := "1000";
42
       --Identificador Corrimiento R
43
       constant SLLR : STD_LOGIC_VECTOR (3 downto 0) := "1001";
44
       constant SRLR : STD_LOGIC_VECTOR (3 downto 0) := "1010";
       constant OPR : STD_LOGIC_VECTOR (4 downto 0) := "00000";
       --Saltos Condicionales e Incondicionales
47
       constant BEQI : STD_LOGIC_VECTOR (4 downto 0) := "01101";
       constant BNEI : STD_LOGIC_VECTOR (4 downto 0) := "01110";
49
       constant BLTI : STD_LOGIC_VECTOR (4 downto 0) := "01111";
50
       constant BLETI : STD_LOGIC_VECTOR (4 downto 0) := "10000";
51
       constant BGTI : STD_LOGIC_VECTOR (4 downto 0) := "10001";
52
       constant BGETI : STD_LOGIC_VECTOR (4 downto 0) := "10010";
53
       constant B : STD_LOGIC_VECTOR (4 downto 0) := "10011";
       -- Manejo de Subrutinas
55
       constant CALL: STD LOGIC VECTOR (4 downto 0) := "10100";
56
       constant RET : STD_LOGIC_VECTOR (4 downto 0) := "10101";
       --Otros
58
       constant NOP : STD_LOGIC_VECTOR (4 downto 0) := "10110";
59
       constant SU : STD_LOGIC_VECTOR (3 downto 0) := "0000"; -- sin usar
       --Registros
61
       constant RO : STD_LOGIC_VECTOR (3 downto 0) := "0000";
62
       constant R1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
63
       constant R2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
       constant R3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
65
       constant R4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
       constant R5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
67
       constant R6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
68
       constant R7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
       constant R8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
70
       constant R9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
71
       constant R10 : STD_LOGIC_VECTOR (3 downto 0) := "1010";
72
```

```
constant R11 : STD_LOGIC_VECTOR (3 downto 0) := "1011";
73
       constant R12 : STD_LOGIC_VECTOR (3 downto 0) := "1100";
       constant R13 : STD_LOGIC_VECTOR (3 downto 0) := "1101";
75
       constant R14 : STD_LOGIC_VECTOR (3 downto 0) := "1110";
76
       constant R15 : STD_LOGIC_VECTOR (3 downto 0) := "1111";
       type banco is array (0 to (2**m)-1) of STD_LOGIC_VECTOR(n-1 downto 0);
       constant aux : banco := (
           LI & RO & x"0000",
                                                 --LI RO, #0
           LI & R1 & x"0001"
                                                       R1, #1
                                                 --LI
82
                                                      R2, #0
           LI & R2 & x"0000",
                                                 --LI
           LI & R3 & x"000c",
                                                 --LI R3, #12
           tipoR & R4 & R0 & R1 & SU & ADD,
                                                 --et1: ADD R4, R0, R1
85
           SWI & R4 & x"0072",
                                                 --SWI R4, 0x72
           ADDI & RO & R1 & x"000",
                                                 --ADDI RO, R1, #0
                                                 --ADDI R1, R4, #0
           ADDI & R1 & R4 & x"000",
88
                                                 --ADDI R2, R2, #1
           ADDI & R2 & R2 & x"001".
           BNEI & R2 & R3 & x"00b",
                                                 --BNEI R2, R3, et1 (1011 = -5)
           NOP & SU & SU & SU & SU & SU,
                                                 --fin: NOP
           B & SU & x"000a",
                                                 --B fin
           others => (others => '0')
       );
94
   begin
       inst <= aux(conv_integer(pc));</pre>
   end Behavioral;
```

#### 3. Código de simulación

```
library ieee;
  library STD;
  use ieee.STD_LOGIC_1164.ALL;
  use ieee.STD_LOGIC_arith.all;
  use ieee.STD_LOGIC_unsigned.ALL;
  use ieee.STD_LOGIC_TEXTIO.ALL;
  use STD.TEXTIO.ALL;
   entity test_bench is
   end test_bench;
10
11
   architecture Behavioral of test_bench is
12
       component MemoriaPrograma is
           Port ( pc : in STD_LOGIC_VECTOR (9 downto 0);
                  inst : out STD_LOGIC_VECTOR (24 downto 0));
15
```

```
end component;
16
17
       signal pc : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
18
       signal inst : STD_LOGIC_VECTOR (24 downto 0);
19
   begin
20
       mp: MemoriaPrograma Port map (
21
           pc => pc,
           inst => inst
       );
24
25
       process
26
           file arch_res : text; --Apuntadores tipo
27
            variable linea_res : line;
28
           variable var_inst : STD_LOGIC_VECTOR (24 downto 0);
29
           variable cadena : string (1 to 6);
30
       begin
31
           --- PC OPCODE 19..16 15..12 11..8 7..4 3..0
32
           file_open(arch_res, "Resultado.txt", WRITE_MODE);
33
           cadena := "PC
           write(linea_res, cadena, right, cadena'LENGTH+1); -- ESCRIBE LA cadena
35
            → "PC"
           cadena := "OPCODE";
           write(linea_res, cadena, right, cadena'LENGTH+1); -- ESCRIBE LA cadena
37
            → "OPCODE"
           cadena := "19..16";
           write(linea_res, cadena, right, cadena'LENGTH+1); -- ESCRIBE LA cadena
39
            → "19..16"
           cadena := "15..12";
           write(linea_res, cadena, right, cadena'LENGTH+1); -- ESCRIBE LA cadena
41

→ "15..12"

           cadena := " 11..8";
42
           write(linea_res, cadena, right, cadena'LENGTH+1); -- ESCRIBE LA cadena
43
            → "11..8"
           cadena := " 7..4";
           write(linea_res, cadena, right, cadena'LENGTH+1); -- ESCRIBE LA cadena
45
            cadena := " 3..0";
           write(linea_res, cadena, right, cadena'LENGTH+1); -- ESCRIBE LA cadena
47

→ "3..0"

           writeline(arch_res, linea_res); -- escribe la linea en el archivo
49
           for i in 0 to 11 loop
50
               wait for 10 ns;
51
```


```
var_inst := inst;
52
               Hwrite(linea_res, pc, left, 9); --ESCRIBE EL CAMPO PC
53
               write(linea_res, var_inst(24 downto 20), left, 8); -- ESCRIBE EL
54
                → CAMPO OPCODE
               write(linea_res, var_inst(19 downto 16), left, 7); -- ESCRIBE EL
                → CAMPO 19..16
               write(linea_res, var_inst(15 downto 12), left, 7); --ESCRIBE EL
56
                → CAMPO 15..12
               write(linea_res, var_inst(11 downto 8), left, 7); -- ESCRIBE EL
57
                → CAMPO 11..8
               write(linea_res, var_inst(7 downto 4), left, 7); --ESCRIBE EL
                \hookrightarrow CAMPO 7 ... 4
               write(linea_res, var_inst(3 downto 0), left, 7); --ESCRIBE EL
59
                → CAMPO 3 .. O
               writeline(arch_res, linea_res);
               pc <= pc + 1;
61
           end loop;
           file_close(arch_res); -- cierra el archivo
63
           wait;
64
       end process;
   end Behavioral;
```

#### 4. Simulación

#### 4.1. Programa a "ejecutar"

```
RO, #0
        LI
        LI
                R1, #1
                R2, #0
        LI
        LI
                R3, #12
   et1: ADDI
                R4, R0, R1
        SWI
                R4, 0x72
               RO, R1, #0
        ADDI
                R1, R4, #0
        ADDI
        ADDI
                R2, R2, #1
        BNEI
                R2, R3, et1
   fin: NOP
11
        В
                fin
```

#### 4.2. Forma de onda de simulación




#### 4.3. Archivo salida: Resultado.txt

1	PC	OPCODE	1916	1512	118	74	30
2	000	00001	0000	0000	0000	0000	0000
3	001	00001	0001	0000	0000	0000	0001
4	002	00001	0010	0000	0000	0000	0000
5	003	00001	0011	0000	0000	0000	1100
6	004	00000	0100	0000	0001	0000	0000
7	005	00011	0100	0000	0000	0111	0010
8	006	00101	0000	0001	0000	0000	0000
9	007	00101	0001	0100	0000	0000	0000
10	800	00101	0010	0010	0000	0000	0001
11	009	01110	0010	0011	0000	0000	1011
12	OOA	10110	0000	0000	0000	0000	0000
13	00B	10011	0000	0000	0000	0000	1010

## 5. Diagramas RTL

#### 5.1. Análisis RTL



## 5.2. Synthesis

