
\*\*\*\*\*

## C-MOS FDC (FLOPPY DISK CONTROLLER) —TOP VIEW—




(VDD = +5V)

| PIN<br>No. | I/O | SIGNAL                          | PIN<br>No. | I/O | SIGNAL | PIN<br>No. | I/O | SIGNAL | PIN<br>No. | I/O | SIGNAL |
|------------|-----|---------------------------------|------------|-----|--------|------------|-----|--------|------------|-----|--------|
| 1          | I   | 8" / <del>5</del> "             | 17         | I/O | D5     | 33         | I   | TRK0   | 49         |     | GND    |
| 2          | I   | XTALSEL                         | 18         | I/O | D6     | 34         | I   | INDEX  | 50         | 0   | STEP   |
| 3          | I   | RESET                           | 19         | I/O | D7     | 35         | I   | RDATA  | 51         | 0   | HDIR   |
| 4          | I   | $E,\overline{RD}$               | 20         | 0   | DREQ   | 36         | I   | XTAL2  | 52         | 0   | HLOAD  |
| 5          | I   | $R/\overline{W}, \overline{WR}$ | 21         | 0   | ĪRQ    | 37         | _   | NC     | 53         | 0   | HSEL   |
| 6          | I   | CS                              | 22         | I   | DEND   | 38         | _   | NC     | 54         | _   | GND    |
| 7          | I   | DACK                            | 23         | _   | GND    | 39         | I   | XTAL1  | 55         | 0   | DS0    |
| 8          | I   | RS0                             | 24         | 0   | 1/2EX1 | 40         |     | NC     | 56         | 0   | DS1    |
| 9          | I   | RS1                             | 25         | _   | Vdd    | 41         | _   | GND    | 57         | 0   | DS2    |
| 10         | _   | GND                             | 26         | I   | NUM1   | 42         | -   | GND    | 58         | 0   | DS3    |
| 11         | _   | GND                             | 27         | I   | NUM2   | 43         |     | NC     | 59         | _   | GND    |
| 12         | I/O | D0                              | 28         | I   | IFS    | 44         |     | Vdd    | 60         | 0   | MON0   |
| 13         | I/O | D1                              | 29         | I   | SFORM  | 45         |     | VDD    | 61         | 0   | MON1   |
| 14         | I/O | D2                              | 30         | I   | INP    | 46         |     | VDD    | 62         | 0   | MON2   |
| 15         | I/O | D3                              | 31         | I   | READY  | 47         | 0   | WGATE  | 63         | 0   | MON3   |
| 16         | I/O | D4                              | 32         | I   | WPRT   | 48         | 0   | WDATA  | 64         | _   | GND    |

| INPUT   |  | 1   |                                |  |  |
|---|--|---|--------------------------------|--|--|
| 8"/5" ;<br><u>CS</u> ;<br>DACK ;  | DATA TRANSFER RATE SELECT<br>CHIP SELECT<br>DMA ACKNOWLEDGE  | 12<br>13<br>14  | D0<br>D1<br>D2                 | IRQ c  | 21                                     |
| DEND ;<br>E, RD ;<br>IFS ;  | DMA END<br>ENABLE, READ<br>INTERFACE SELECT  | 15<br>16  | D3<br>D4                       | DREQ C                                       | 20                                     |
| INDEX   ;   | INDEX<br>INPUT PORT<br>NOT USER MODE 1, 2<br>READ/WRITE, WRITE   | 17<br>18<br>19  | D5<br>D6<br>D7                 | WDATA C                                      | 47<br>48<br>24                         |
| RDATA ; READY ; RESET ; RS0, 1 ;  | READ DATA<br>READY<br>RESET<br>REGISTER SELECT 0, 1  | _4_   | RESET<br>E, RD                 | 1/2 EX1 =                                    | 50                                     |
| SFORM ; TRKO ; WPRT ; XTAL1, 2 ;  | SELECT FORMAT DATA<br>TRACK 00   | 5<br>6<br>8<br>9  | R/W, WR<br>CS<br>RS0           | -  | <u>52</u>                              |
| XTALSEL ;   | XTAL SELECT  |   | RS1                            |  | <u>53</u>                              |
| OUTPUT  1/2EX1 DREQ DS0-DS3 HDIR HLOAD HSEL IRQ MON0-MON3 STEP WDATA WGATE  1/2EX1 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/ | 1/2 EXTAL1 DMA REQUEST DRIVE SELECT 0-3 HEAD DIRECTION HEAD LOAD HEAD SELECT INTERRUPT REQUEST MOTOR ON 0-3 STEP WRITE DATA WRITE GATE | $     \begin{array}{r}       \frac{7}{22} \\       \hline       22     \end{array} $ $     \begin{array}{r}       35 \\       \hline       34 \\       \hline       33     \end{array} $ $     \begin{array}{r}       2 \\       \hline       26 \\       \hline       27     \end{array} $ | RDATA                          | DS2 C<br>DS3 C<br>MON0 C<br>MON1 C<br>MON2 C | 56<br>57<br>58<br>60<br>61<br>62<br>63 |
| INPUT/OUTPUT<br>D0-D7 ;   | DATA BUS 0-7   | <u>30</u>   | INP                            |  |  |
|   |  | 32<br>—C  | WPRT                           |  |  |
|   |  | 39<br>36  | XTAL1<br>XTAL2                 |  |  |
|   |  | 1<br>28<br>29<br>31 <sub>C</sub>  | 8"/5"<br>IFS<br>SFORM<br>READY |  |  |
|   |  |   |                                |  |  |

## HD63266F (3/3)



ALU; ARITHMETIC LOGIC UNIT

VFO; VARIABLE FREQUENCY OSCILLATOR