December 15, 2011

File Number 341.6

# General Purpose NPN Transistor Array

The CA3046 consists of five general purpose silicon NPN transistors on a common monolithic substrate. Two of the transistors are internally connected to form a differentially connected pair.


The transistors of the CA3046 are well suited to a wide variety of applications in low power systems in the DC through VHF range. They may be used as discrete transistors in conventional circuits. However, in addition, they provide the very significant inherent integrated circuit advantages of close electrical and thermal matching.

## **Ordering Information**

| PART NUMBER<br>(BRAND) | TEMP.<br>RANGE (°C) | PACKAGE                     | PKG.<br>NO. |  |
|------------------------|---------------------|-----------------------------|-------------|--|
| CA3046                 | -55 to 125          | 14 Ld PDIP                  | E14.3       |  |
| CA3046M<br>(3046)      | -55 to 125          | 14 Ld SOIC                  | M14.15      |  |
| CA3046M96<br>(3046)    | -55 to 125          | 14 Ld SOIC Tape<br>and Reel | M14.15      |  |

### **Pinout**

CA3046 (PDIP, SOIC) TOP VIEW



#### **Features**

- Two Matched Transistors
- Low Noise Figure . . . . . . . . . . . . . . . . 3.2dB (Typ) at 1kHz
- 5 General Purpose Monolithic Transistors
- · Operation From DC to 120MHz
- · Wide Operating Current Range
- · Full Military Temperature Range

## **Applications**

- Three Isolated Transistors and One Differentially Connected Transistor Pair for Low Power Applications at Frequencies from DC Through the VHF Range
- · Custom Designed Differential Amplifiers
- Temperature Compensated Amplifiers
- See Application Note, AN5296 "Application of the CA3018 Integrated-Circuit Transistor Array" for Suggested Applications

### **Absolute Maximum Ratings**

# 

### **Operating Conditions**

| Tamparatura Danas  | <br>EEOC +0 10EOC  |
|--------------------|--------------------|
| Temperature Range. | <br>-55°C to 125°C |

#### **Thermal Information**

| Thermal Resistance (Typical, Note 2)    | θ <sub>JA</sub> (°C/W) | θ <sub>JC</sub> (oC/W)                 |
|---|------------------------|--|
| PDIP Package                            | 180                    | N/A                                    |
| SOIC Package                            | 220                    | N/A                                    |
| Maximum Power Dissipation (Any One Tra  | ansistor)              | 300mW                                  |
| Maximum Junction Temperature (Plastic F | Package)               | 150 <sup>o</sup> C                     |
| Maximum Storage Temperature Range .     | 65                     | 5 <sup>o</sup> C to 150 <sup>o</sup> C |
| Maximum Lead Temperature (Soldering 1   | 0s)                    | 300°C                                  |
| (SOIC - Lead Tips Only)                 |                        |  |
|   |                        |  |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTES:

- 1. The collector of each transistor of the CA3046 is isolated from the substrate by an integral diode. The substrate (Terminal 13) must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action.
- 2.  $\theta_{\mbox{\scriptsize JA}}$  is measured with the component mounted on an evaluation PC board in free air.

## **Electrical Specifications** $T_A = 25^{\circ}C$ , characteristics apply for each transistor in CA3046 as specified

| PARAMETER   | SYMBOL  | TEST CONDITIONS  |                            | MIN | TYP        | MAX | UNITS              |
|---|---|--|----------------------------|-----|------------|-----|--------------------|
| DC CHARACTERISTICS  |   |  |                            | II. |            |     | I                  |
| Collector-to-Base Breakdown Voltage   | V <sub>(BR)CBO</sub>                          | $I_{C} = 10\mu A, I_{F} = 0$   |                            | 20  | 60         | -   | V                  |
| Collector-to-Emitter Breakdown Voltage  | V <sub>(BR)CEO</sub>                          | I <sub>C</sub> = 1mA, I <sub>B</sub> = 0                             |                            | 15  | 24         | -   | V                  |
| Collector-to-Substrate Breakdown Voltage  | V <sub>(BR)CIO</sub>                          | $I_{C} = 10\mu A, I_{C}$   | : <sub>I</sub> = 0         | 20  | 60         | -   | V                  |
| Emitter-to-Base Breakdown Voltage   | V <sub>(BR)EBO</sub>                          | I <sub>E</sub> = 10μA, I <sub>C</sub>                                | = 0                        | 5   | 7          | -   | V                  |
| Collector Cutoff Current (Figure 1)   | I <sub>CBO</sub>                              | V <sub>CB</sub> = 10V, I <sub>E</sub> = 0                            |                            | -   | 0.002      | 40  | nA                 |
| Collector Cutoff Current (Figure 2)   | I <sub>CEO</sub>                              | V <sub>CF</sub> = 10V, I <sub>B</sub> = 0                            |                            | -   | See Fig. 2 | 0.5 | μА                 |
| Forward Current Transfer Ratio (Static Beta)  | h <sub>FE</sub>                               | V <sub>CE</sub> = 3V   | I <sub>C</sub> = 10mA      | -   | 100        | -   | -                  |
| (Note 3) (Figure 3)   |   |  | I <sub>C</sub> = 1mA       | 40  | 100        | -   | -                  |
|   |   |  | I <sub>C</sub> = 10μA      | -   | 54         | -   | -                  |
| Input Offset Current for Matched Pair $Q_1$ and $Q_2$ . $ I_{IO1} - I_{IO2} $ (Note 3) (Figure 4)   |   | V <sub>CE</sub> = 3V, I <sub>C</sub>                                 | = 1mA                      | -   | 0.3        | 2   | μА                 |
| Base-to-Emitter Voltage (Note 3) (Figure 5)   | V <sub>BE</sub>                               | V <sub>CE</sub> = 3V   | IE = 1mA                   | -   | 0.715      | -   | V                  |
|   |   |  | I <sub>E</sub> = 10mA      | -   | 0.800      | -   | V                  |
| Magnitude of Input Offet Voltage for Differential<br>Pair  V <sub>BE1</sub> - V <sub>BE2</sub>   (Note 3) (Figures 5, 7)  |   | V <sub>CE</sub> = 3V, I <sub>C</sub> = 1mA                           |                            | -   | 0.45       | 5   | mV                 |
| Magnitude of Input Offset Voltage for Isolated Transistors  V <sub>BE3</sub> - V <sub>BE4</sub>  ,  V <sub>BE4</sub> - V <sub>BE5</sub>  ,  V <sub>BE5</sub> - V <sub>BE3</sub>   (Note 3) (Figures 5, 7) |   | V <sub>CE</sub> = 3V, I <sub>C</sub> = 1mA                           |                            | -   | 0.45       | 5   | mV                 |
| Temperature Coefficient of Base-to-Emitter Voltage (Figure 6)   | $\frac{\Delta V_{BE}}{\Delta T}$              | V <sub>CE</sub> = 3V, I <sub>C</sub> = 1mA                           |                            | -   | -1.9       | -   | mV/ <sup>o</sup> C |
| Collector-to-Emitter Saturation Voltage   | V <sub>CES</sub>                              | I <sub>B</sub> = 1mA, I <sub>C</sub> = 10mA                          |                            | -   | 0.23       | -   | V                  |
| Temperature Coefficient: Magnitude of Input Offset Voltage (Figure 7)   | $\frac{\left \Delta V_{IO}\right }{\Delta T}$ | V <sub>CE</sub> = 3V, I <sub>C</sub> = 1mA                           |                            | -   | 1.1        | -   | μV/ <sup>o</sup> C |
| DYNAMIC CHARACTERISTICS   |   |  |                            |     |            |     |                    |
| Low Frequency Noise Figure (Figure 9)   | NF  | f = 1kHz, $V_{CE}$ = 3V, $I_{C}$ = 100μA,<br>Source Resistance = 1kΩ |                            | -   | 3.25       | -   | dB                 |
| Low Frequency, Small Signal Equivalent<br>Circuit Characteristics   |   |  |                            |     |            |     |                    |
| Forward Current Transfer Ratio (Figure 11)  | h <sub>FE</sub>                               | $f = 1kHz$ , $V_{CE} = 3V$ , $I_{C} = 1mA$                           |                            | -   | 110        | _   | -                  |
| Short Circuit Input Impedance (Figure 11)   | h <sub>IE</sub>                               | f = 1kHz, V <sub>CE</sub>  | = 3V, I <sub>C</sub> = 1mA | -   | 3.5        | -   | kΩ                 |
| Open Circuit Output Impedance (Figure 11)   | h <sub>OE</sub>                               | f = 1kHz, V <sub>CE</sub> = 3V, I <sub>C</sub> = 1mA                 |                            | -   | 15.6       | -   | μS                 |

**Electrical Specifications**  $T_A = 25^{\circ}C$ , characteristics apply for each transistor in CA3046 as specified (Continued)

| PARAMETER   | SYMBOL          | TEST CONDITIONS                            | MIN | TYP                    | MAX | UNITS |
|---|-----------------|--|-----|------------------------|-----|-------|
| Open Circuit Reverse Voltage Transfer Ratio (Figure 11) | h <sub>RE</sub> | $f = 1kHz$ , $V_{CE} = 3V$ , $I_{C} = 1mA$ | -   | 1.8 x 10 <sup>-4</sup> | -   | -     |
| Admittance Characteristics                              |                 |  |     |                        |     |       |
| Forward Transfer Admittance (Figure 12)                 | $Y_{FE}$        | $f = 1kHz, V_{CE} = 3V, I_{C} = 1mA$       | -   | 31 - j1.5              | -   | -     |
| Input Admittance (Figure 13)                            | Y <sub>IE</sub> | $f = 1kHz$ , $V_{CE} = 3V$ , $I_{C} = 1mA$ | -   | 0.3 + j0.04            | -   | -     |
| Output Admittance (Figure 14)                           | Y <sub>OE</sub> | $f = 1kHz$ , $V_{CE} = 3V$ , $I_{C} = 1mA$ | -   | 0.001 + j0.03          | -   | -     |
| Reverse Transfer Admittance (Figure 15)                 | Y <sub>RE</sub> | $f = 1kHz$ , $V_{CE} = 3V$ , $I_{C} = 1mA$ | -   | See Fig. 14            | -   | -     |
| Gain Bandwidth Product (Figure 16)                      | f <sub>T</sub>  | $V_{CE} = 3V$ , $I_{C} = 3mA$              | 300 | 550                    | -   | MHz   |
| Emitter-to-Base Capacitance                             | C <sub>EB</sub> | V <sub>EB</sub> = 3V, I <sub>E</sub> = 0   | -   | 0.6                    | -   | pF    |
| Collector-to-Base Capacitance                           | C <sub>CB</sub> | V <sub>CB</sub> = 3V, I <sub>C</sub> = 0   | -   | 0.58                   | -   | pF    |
| Collector-to-Substrate Capacitance                      | C <sub>Cl</sub> | V <sub>CS</sub> = 3V, I <sub>C</sub> = 0   | -   | 2.8                    | -   | pF    |

### NOTE:

## Typical Performance Curves




FIGURE 1. TYPICAL COLLECTOR-TO-BASE CUTOFF CUR-RENT vs TEMPERATURE FOR EACH TRANSISTOR




FIGURE 3. TYPICAL STATIC FORWARD CURRENT TRANSFER RATIO AND BETA RATIO FOR  $\mathbf{Q}_1$  AND  $\mathbf{Q}_2$  vs EMITTER CURRENT




FIGURE 2. TYPICAL COLLECTOR-TO-EMITTER CUTOFF CURRENT vs TEMPERATURE FOR EACH TRANSISTOR




FIGURE 4. TYPICAL INPUT OFFSET CURRENT FOR MATCHED TRANSISTOR PAIR  $\mathbf{Q_1Q_2}$  vs COLLECTOR CURRENT

<sup>3.</sup> Actual forcing current is via the emitter for this test.

# Typical Performance Curves (Continued)




FIGURE 5. TYPICAL STATIC BASE-TO-EMITTER VOLTAGE
CHARACTERISTICS AND INPUT OFFSET VOLTAGE FOR DIFFERENTIAL PAIR AND PAIRED ISOLATED TRANSISTORS VS EMITTER CURRENT




FIGURE 7. TYPICAL INPUT OFFSET VOLTAGE CHARACTERIS-TICS FOR DIFFERENTIAL PAIR AND PAIRED ISOLATED TRANSISTORS VS TEMPERATURE




FIGURE 9. TYPICAL NOISE FIGURE vs COLLECTOR CURRENT




FIGURE 6. TYPICAL BASE-TO-EMITTER VOLTAGE
CHARACTERISTIC vs TEMPERATURE FOR EACH
TRANSISTOR




FIGURE 8. TYPICAL NOISE FIGURE vs COLLECTOR CURRENT




FIGURE 10. TYPICAL NOISE FIGURE vs COLLECTOR CURRENT

# Typical Performance Curves (Continued)




FIGURE 11. TYPICAL NORMALIZED FORWARD CURRENT
TRANSFER RATIO, SHORT CIRCUIT INPUT
IMPEDANCE, OPEN CIRCUIT OUTPUT IMPEDANCE,
AND OPEN CIRCUIT REVERSE VOLTAGE TRANSFER
RATIO vs COLLECTOR CURRENT




FIGURE 13. TYPICAL INPUT ADMITTANCE vs FREQUENCY




FIGURE 15. TYPICAL REVERSE TRANSFER ADMITTANCE vs FREQUENCY




FIGURE 12. TYPICAL FORWARD TRANSFER ADMITTANCE vs FREQUENCY




FIGURE 14. TYPICAL OUTPUT ADMITTANCE vs FREQUENCY




FIGURE 16. TYPICAL GAIN BANDWIDTH PRODUCT vs
COLLECTOR CURRENT

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9001 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com