


计算机体系结构Lab3

19281030-张云鹏

Experiment1

(a) forwards between EXE stage and MEM stage on upper of ALU




Lahore University of Management Sciences ©Muhammad Jahangir Ikram

Data (520) Forwarded between MEM stage and Exe Stage on A Input of ALU


Instruction	1	2	3	4	5	6
ADD R1,R2,R3	IF	ID	EXE	↓MEM	WB	
ADD R5,R1,R4		IF	ID	↓EXE	MEM	WB

(b) forwards between EXE stage and WB stage on upper of ALU



Instruction	1	2	3	4	5	6	7
ADD R1, R2,R3	IF	ID	EXE	MEM	↓WB		
NOP		IF	ID	EXE	↓MEM	WB	
ADD R5,R1,R4			IF	ID	↓EXE	MEM	WB


(c) forwards between EXE stage and MEM stage on lower of ALU



Data (520) Forwarded between MEM stage and Exe Stage on A Input of ALU

Instruction	1	2	3	4	5	6
ADD R3, R1,R2	IF	ID	EXE	↓MEM	WB	
ADD R5,R4,R1		IF	ID	↓EXE	MEM	WB


(d) forwards between EXE stage and WB stage on lower of ALU



Data (520) Forwarded between MEM stage and Exe Stage on B Input of ALU

Instruction	1	2	3	4	5	6	7
ADD R1, R2,R3	IF	ID	EXE	MEM	↓WB		
NOP		IF	ID	EXE	↓MEM	WB	
ADD R5,R4,R1			IF	ID	↓EXE	MEM	WB

(d) forwards between WB stage and MEM stage




Data (123) Forwarded between WB stage and Exe Stage on A Input of ALU

Instruction	1	2	3	4	5	6
-------------	---	---	---	---	---	---

Instruction	1	2	3	4	5	6
SW R1, 0(R2)	IF	ID	EXE	MEM	↓WB	
LW R1, 0(R3)		IF	ID	EXE	↓MEM	WB

(f) Load Use Delay Stall



Instruction	1	2	3	4	5	6	6
LW R1, 0(R2)	IF	ID	EXE	MEM	↓WB		
ADD R3, R1, R2		IF	ID	ID	↓EXE	MEM	WB

Experiment2


(a) Theory analysis

- CPI: 1.07
- After BNEQ, triple ADD R0, R0, R0 instructions
- Predict NT: 循环完顺序执行
- Always Flush: 将剩下的Flush

(b)

- offset=-6

(A) Total clock cycles=18



Lahore University of Management Sciences ©Muhammad Jahangir Ikram

Load Use Delay Stall (LUD) Occurred, Insert another Independent Instruction after LW if scheduling is possible

Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22
LW R1,0(R2)	IF	ID	EXE	MEM	WB											IF	ID	EXE	MEM	WB		
ADD R1,R1,#1		IF	ID	ID	ID	EXE	MEM	WB									IF	ID	ID	ID	EXE	MEM
SW R1,0(R2)			IF	IF	IF	ID	ID	ID	EXE	MEM	WB							IF	IF	IF	ID	ID
ADDI R2,R2,#4						IF	IF	IF	ID	EXE	MEM	WB									IF	IF
DSUB R4,R3,R2									IF	ID	ID	ID	EXE	MEM	WB							
BNEZ R4, Loop1										IF	IF	IF	ID	ID	ID	EXE	MEM	WB				

(B) Total clock cycles=12

7 / 7