

Preliminary

TOSHIBA BiCD Integrated Circuit Silicon Monolithic

TB6560HQ, TB6560FG


PWM Chopper-Type bipolar
Stepping Motor Driver IC

The TB6560HQ/FG is a PWM chopper-type sinusoidal micro-step bipolar stepping motor driver IC.

It supports both 2-phase/1-2-phase/W1-2-phase/2W1-2-phase excitation mode and forward/reverse mode and is capable of low-vibration, high-performance drive of 2-phase bipolar type stepping motors using only a clock signal.

Features

- Single-chip bipolar sinusoidal micro-step stepping motor driver
- Uses high withstand voltage BiCD process:
Ron (upper, lower) = 0.6 Ω (typ.)
- Forward and reverse rotation control available
- Selectable phase drive (2, 1-2, W1-2, and 2W1-2)
- High output withstand voltage: $V_{CEO} = 40$ V
- High output current: $I_{OUT} =$ HQ: 3.5 A (peak)
FG: 2.5 A (peak)
- Packages: HZIP25-P-1.27/HQFP64-P-1010-0.50
- Built-in input pull-down resistor: 100 k Ω (typ.)
- Output monitor pin equipped: MO current (I_{MO} (max)) = 1 mA
- Equipped with reset and enable pins
- Built-in overheat protection circuit



Weight:

HZIP25-P-1.27: 9.86 g (typ.)

HQFP64-P-1010-0.50: 0.26 g (typ.)

The TB6560HQ/FG is a Pb-free product.


The following conditions apply to solderability:

*Solderability

1. Use of Sn-63Pb solder bath
 - *solder bath temperature = 230°C
 - *dipping time = 5 seconds
 - *number of times = once
 - *use of R-type flux
2. Use of Sn-3.0Ag-0.5Cu solder bath
 - *solder bath temperature = 245°C
 - *dipping time = 5 seconds
 - *the number of times = once
 - *use of R-type flux

*: Since this product has a MOS structure, it is sensitive to electrostatic discharge. These ICs are highly sensitive to electrostatic discharge. When handling them, please be careful of electrostatic discharge, temperature and humidity conditions.

Block Diagram



TB6560HQ/TB6560FG

Pin Functions

Pin No.		I/O	Symbol	Functional Description
HQ	FG			
1	42	Input	TQ2	Torque setting input (current setting) (built-in pull-down resistor)
2	43	Input	TQ1	Torque setting input (current setting) (built-in pull-down resistor)
3	45	Input	CLK	Step transition, clock input (built-in pull-down resistor)
4	47	Input	ENABLE	H: Enable; L: All output OFF (built-in pull-down resistor)
5	48	Input	$\overline{\text{RESET}}$	L: Reset (output is reset to its initial state) (built-in pull-down resistor)
6	50/51	—	SGND	Signal ground (control side) (Note 1)
7	53	—	OSC	Connects to and oscillates CR. Output chopping.
8	55/56	Input	V _{MB}	Motor side power pin (B phase side) (Note 1)
9	61/62	Output	OUT_BM	OUT_B output (Note 1)
10	1	—	PGNDB	Power ground
11	2/3/4	—	N _{FB}	B channel output current detection pin (resistor connection). Short the two pins for FG. (Note 1)
12	6/7	Output	OUT_BP	OUT_B output (Note 1)
13	10/11	Output	OUT_AM	OUT_A output (Note 1)
14	13/14/15	—	N _{FA}	A channel output current detection pin (resistor connection). Short the two pins for FG. (Note 1)
15	16	—	PGNDA	Power ground
16	19/20	Output	OUT_AP	OUT_A output (Note 1)
17	23	Output	M _O	Initial state detection output. ON when in initial state (open drain).
18	25/26	Input	V _{MA}	Motor side power pin (A phase side) (Note 1)
19	28	Output	Protect	When TSD, ON (open drain). Normal Z.
20	30/31	Input	V _{DD}	Control side power pin. (Note 1)
21	33	Input	CW/CCW	Forward/Reverse toggle pin. L: Forward; H: Reverse (built-in pull-down resistor)
22	35	Input	M2	Excitation mode setting input (built-in pull-down resistor)
23	36	Input	M1	Excitation mode setting input (built-in pull-down resistor)
24	38	Input	DCY2	Current Decay mode setting input (built-in pull-down resistor)
25	39	Input	DCY1	Current Decay mode setting input (built-in pull-down resistor)

HQ: No Non-connection (NC)

FG: Other than the above pins, all are NC


(Since NC pins are not connected to the internal circuit, a potential can be applied to those pins.)

All control input pins: Pull-down resistor 100 kΩ (typ.)

Note 1: If the FG pin number column indicates more than one pin, the indicated pins should be tied to each other at a position as close to the pins as possible.

(The electrical characteristics of the relevant pins in this document refer to those when they are handled in that way.)

<Terminal circuits>



Absolute Maximum Ratings (Ta = 25°C)

Characteristic			Symbol	Rating	Unit
Power supply voltage			V _{DD}	6	V
			V _{MA/B}	40	
Output current	Peak	HQ	I _O (PEAK)	3.5	A/phase
		FG		2.5	
MO drain current			I (MO)	1	mA
Input voltage			V _{IN}	5.5	V
Power dissipation		HQ	P _D	5 (Note 1)	W
				43 (Note 2)	
		FG		1.7 (Note 3)	
				4.2 (Note 4)	
Operating temperature			T _{opr}	−30 to 85	°C
Storage temperature			T _{stg}	−55 to 150	°C

Note 1: Ta = 25°C, No heat sink.

Note 2: Ta = 25°C, with infinite heat sink (HZIP25).

Note 3: Ta = 25°C, with soldered leads.

Note 4: Ta = 25°C, when mounted on the board (4-layer board).
Susceptible to the board layout and the mounting conditions.

Operating Range (Ta = −20 to 85°C)

Characteristic		Symbol	Test Condition	Min	Typ.	Max	Unit
Power supply voltage		V _{DD}	—	4.5	5.0	5.5	V
		V _{MA/B}	V _{MA/B} ≥ V _{DD}	4.5	—	26.4	V
Output current	HQ	I _{OUT}	—	—	—	3	A
	FG		—	—	—	1.5	
Input voltage		V _{IN}	—	0	—	5.5	V
Clock frequency		f _{CLK}	—	—	—	15	kHz
OSC frequency		f _{OSC}	—	—	—	600	kHz

Electrical Characteristics (Ta = 25°C, V_{DD} = 5 V, V_M = 24 V)

Characteristic		Symbol	Test Circuit	Test Condition	Min	Typ.	Max	Unit
Input voltage	High	V _{IN} (H)	1	M1, M2, CW/CCW, CLK, $\overline{\text{RESET}}$, ENABLE, DECAY, TQ1, TQ2, ISD	2.0	—	V _{DD}	V
	Low	V _{IN} (L)			−0.2	—	0.8	
Input hysteresis voltage		V _H	1		—	400	—	mV
Input current		I _{IN} (H)	1	M1, M2, CW/CCW, CLK, $\overline{\text{RESET}}$, ENABLE, DECAY, TQ1, TQ2, ISD V _{IN} = 5.0 V Built-in pull-down resistor	30	55	80	μA
		I _{IN} (L)			—	—	1	
Consumption current V _{DD} pin		I _{DD1}	1	Output open, RESET : H, ENABLE: H (2, 1-2 phase excitation)	—	3	5	mA
		I _{DD2}		Output open, RESET : H, ENABLE: H (W1-2, 2W1-2 phase excitation)	—	3	5	
		I _{DD3}		RESET : L, ENABLE: L	—	2	5	
		I _{DD4}		RESET : H, ENABLE: L	—	2	5	
Consumption current V _M pin		I _{M1}	1	$\overline{\text{RESET}}$: H/L, ENABLE: L	—	0.5	1	mA
		I _{M2}		$\overline{\text{RESET}}$: H/L, ENABLE: H	—	0.7	2	
Output channel margin of error		ΔV _O	—	B/A, C _{OSC} = 0.0033 μF	−5	—	5	%
VNF level Level differential		V _{NFHH}	—	TQ1 = H, TQ2 = H	10	20	30	%
		V _{NFHL}		TQ1 = L, TQ2 = H	47	50	55	
		V _{NFLH}		TQ1 = H, TQ2 = L	70	75	80	
		V _{NFLL}		TQ1 = L, TQ2 = L			100	
Minimum clock pulse width		t _W (CLK)	—	—	—	100	—	ns
MO output residual voltage		V _{OL} MO	—	I _{OL} = 1 mA	—	—	0.5	V
TSD		TSD	—	(Design target value)	—	170	—	°C
TSD hysteresis		TSDhys	—	(Design target value)	—	20	—	°C
Oscillating frequency		f _{OSC}		C = 330 pF	60	130	200	kHz

Electrical Characteristics (Ta = 25°C, V_{DD} = 5 V, V_M = 24 V)

Output Block

Characteristic				Symbol	Test Circuit	Test Condition		Min	Typ.	Max	Unit
Output ON resistor			HQ	Ron U1H	4	IOUT = 1.5 A		—	0.3	0.4	Ω
				Ron L1H				—	0.3	0.4	
			FG	Ron U1F		IOUT = 1.5 A		—	0.35	0.5	
				Ron L1F				—	0.35	0.5	
A-B chopping current (Note)	2W1-2-phase excitation	W1-2-phase excitation	1-2-phase excitation	Vector	—	θ = 0	TQ1 = L, TQ2 = L	—	100	—	%
	2W1-2-phase excitation	—	—			θ = 1/8		93	98	100	
	2W1-2-phase excitation	W1-2-phase excitation	—			θ = 2/8		87	92	97	
	2W1-2-phase excitation	—	—			θ = 3/8		78	83	88	
	2W1-2-phase excitation	W1-2-phase excitation	1-2-phase excitation			θ = 4/8		66	71	76	
	2W1-2-phase excitation	—	—			θ = 5/8		51	56	61	
	2W1-2-phase excitation	W1-2-phase excitation	—			θ = 6/8		33	38	43	
	2W1-2-phase excitation	—	—			θ = 7/8		15	20	25	
	2-phase excitation					—		—	100	—	
Reference voltage			VNF	—	TQ1, TQ2 = L (100%) OSC = 100 kHz		450	500	550	mV	
Output transistor switching characteristics			tr	7	RL = 2 Ω, VNF = 0 V, CL = 15 pF		—	0.1	—	μs	
			tf				—	0.1	—		
Delay time			tpLH		RESET to output		—	0.1	—		
			tpLH		ENABLE to output		—	0.3	—		
			tpHL				—	0.2	—		
Output leakage current		Upper side	ILH	6	VM = 40 V		—		1	μA	
		Lower side	ILL				—		1		

Note: Maximum current (θ = 0): 100%

Description of Functions



1. Excitation Settings

You can use the M1 and M2 pin settings to configure four different excitation settings. (The default is 2-phase excitation using the internal pull-down.)

Input		Mode (Excitation)
M2	M1	
L	L	2-phase
L	H	1-2-phase
H	L	W1-2-phase
H	H	2W1-2-phase

2. Function

When the ENABLE signal goes Low level, it sets an OFF on the output. The output changes to the Initial mode shown in the table below when the RESET signal goes Low level. In this mode, the status of the CLK and CW/CCW pins are irrelevant.

Input				Output Mode
CLK	CW/CCW	RESET	ENABLE	
	L	H	H	CW
	H	H	H	CCW
X	X	L	H	Initial mode
X	X	X	L	Z

X: Don't care

3. Initial Mode

When RESET is used, the phase currents are as follows. In this instance, the MO pin is L (connected to open drain).

Excitation Mode	A Phase Current	B Phase Current
2-phase	100%	-100%
1-2-phase	100%	0%
W1-2-phase	100%	0%
2W1-2-phase	100%	0%

4. Current Decay Settings

Output is generated by four PWM blasts; 25% decay is created by inducing decay during the last blast in Fast mode; 50% decay is created by inducing decay during the last two blasts in Fast mode; and 100% decay is created by inducing all four blasts in Fast mode.

If there is no input with the pull-down resistor connection then the setting is Normal.

Dcy2	Dcy1	Current Decay Setting
L	L	Normal 0%
L	H	25% Decay
H	L	50% Decay
H	H	100% Decay

5. Torque Settings (Current Value)

The current ratio used in actual operations is determined in regard to the current setting due to resistance. Configure this for extremely low torque scenarios such as when Weak Excitation mode is stopped. If there is no input with the pull-down resistor connection then the setting is 100% torque.


TQ2	TQ1	Current Ratio
L	L	100%
L	H	75%
H	L	50%
H	H	20% (weak excitation)

6. Protect and MO (Output Pins)

You can configure settings from the receiving side by using an open-drain connection for the output pins and making the pull-up voltage variable.

When a given pin is in its designated state it will go ON and output at Low level.

Pin State	Protect	MO
Low	Overheat protection operation	Initial state
Z	Normal operation	Other than initial state




7. OSC

Output chopping waves are generated by connecting the condenser and having the CR oscillate. The values are as shown below (roughly: $\pm 30\%$ margin of error).

Condenser	Oscillating Frequency
1000 pF	44 kHz
330 pF	130 kHz
100 pF	400 kHz


Relationship between Enable, $\overline{\text{RESET}}$ and Output (OUT and MO)

Ex-1: ENABLE 1-2-Phase Excitation (M1: H, M2: L)



The ENABLE signal at Low level disables only the output signals. Internal logic functions proceed in accordance with input clock signals and without regard to the ENABLE signal. Therefore output current is initiated by the timing of the internal logic circuit after release of disable mode.


Ex-2: $\overline{\text{RESET}}$ 1-2-Phase Excitation (M1: H, M2: L)




When the $\overline{\text{RESET}}$ signal goes Low level, output goes Initial state and the MO output goes Low level (Initial state: A Channel output current is 100%).

Once the $\overline{\text{RESET}}$ signal returns to High level, output continues from the next state after Initial from the next raise in the Clock signal.


2-Phase Excitation (M1: L, M2: L, CW Mode)




1-2-Phase Excitation (M1: H, M2: L, CW Mode)




W1-2-Phase Excitation (M1: L, M2: H, CW Mode)



2W1-2-Phase Excitation (M1: H, M2: H, CW Mode)



<Input Signal Example>




It is recommended that M1 and M2 signals be changed after setting the RESET signal Low during the Initial state (\overline{MO} is Low). Even when the \overline{MO} is Low, changing the RESET signal without setting the RESET signal Low may cause the discontinuity in the current waveform.

1. Current Waveform and Settings of Mixed Decay Mode

You can configure the points of the current's shaped width (current's pulsating flow) using 1-bit input in Decay mode for constant-current control.


"NF" refers to the point at which the output current reaches its setting current value and "RNF" refers to the monitoring timing of the setting current.

The smaller the MDT value, the smaller the current ripple (current wave peak), and the current's decay capability will fall.




2. Current Control Modes (Decay Mode effect)


- Direction in which current value increases (sine wave)



- Direction in which sine wave decreases
(when a high decay ratio (MDT%) is used in Mixed Decay mode)




- Direction in which sine wave decreases
(when a low decay ratio (MDT%) is used in Mixed Decay mode)




During Mixed Decay mode and Fast Decay mode, if the setting current value < output current at RNF: current monitoring point, the Charge mode at the next chopping cycle will disappear and the pattern will change to Slow Fast Mode (Slow → Fast occurs at MDT). (In reality, a charge is applied momentarily to confirm the current.)

Note: These figures are intended for illustrative purposes only. If designed more realistically, they would show transient response curves.


3. Mixed Decay Mode Waveform (Current Waveform)



- When the NF points come after mixed decay timing




- When the output current value > Setting current value in mixed decay mode




*: Even if the output current rises above the setting current at the RNF point, a charge is applied momentarily to confirm the current.

4. Fast Decay Mode Waveform

After the current value set by RNF, torque or other means is attained, the output current to load will make the transition to full regenerative mode.



5. CLK Signal and Internal CR CK Output Current Waveform (when the CLK signal is input in the middle of Slow mode)



When the CLK signal is input, the Chopping Counter (OSC Counter) is forcibly reset at the timing of the OSC.


As a result, the response to input data is fast in comparison to methods that don't reset the counter.

The delay time is one OSC cycle: 10 μ s @100 kHz Chopping using the Logic Block logic value.


After the OSC Counter is reset by CLK signal input, the transition is invariably made to Charge mode for a brief moment to compare the current.

Note: Even in Fast Decay Mode, the transition is invariably made to Charge mode for a brief moment to compare the current.


6. CLK Signal and Internal OSC Output Current Waveform (when the CLK signal is input in the middle of Charge mode)



7. CLK Signal AND Internal OSC Output Current Waveform (when the CLK signal is input in the middle of Fast mode)




8. Internal OSC Output Current Waveform when Setting Current is Reverse (when the CLK signal is input using 2-phase excitation)



Current Draw-out Path when ENABLE is Input in Mid Operation

When all the output transistors are forced OFF during Slow mode, the coil energy is drawn out in the following modes:


Note: Parasitic diodes are indicated on the designed lines. However, these are not normally used in Mixed Decay mode.



As shown in the figure above, an output transistor has parasitic diodes.

Normally, when the energy of the coil is drawn out, each transistor is turned ON and the power flows in the opposite-to-normal direction; as a result, the parasitic diode is not used. However, when all the output transistors are forced OFF, the coil energy is drawn out via the parasitic diode.

Output Stage Transistor Operation Mode



Output Stage Transistor Operation Functions

CLK	U1	U2	L1	L2
CHARGE	ON	OFF	OFF	ON
SLOW	OFF	OFF	ON	ON
FAST	OFF	ON	ON	OFF

Note: The above chart shows an example of when the current flows as indicated by the arrows in the above figures. If the current flows in the opposite direction, refer to the following chart:

CLK	U1	U2	L1	L2
CHARGE	OFF	ON	ON	OFF
SLOW	OFF	OFF	ON	ON
FAST	ON	OFF	OFF	ON

Upon transitions of above-mentioned functions, a dead time of about 300 ns is inserted respectively.

Measurement Waveform




Figure 1 Timing Waveforms and Names

OSC-Charge DELAY:

The conversion from the OSC waveform to the internal OSC waveform is done by recognizing the level of chopping wave. The voltages of 2 V or above are considered as a High level, and voltages of 0.5 V or below are considered as a Low level as designed values. However, there is a response delay and that there occurs the peak-to-peak voltage variation.





Figure 2 Timing Waveforms and Names (CR and Output)

Power Dissipation

TB6560HQ



1. How to Turn on the Power

Turn on V_{DD}. When the voltage has stabilized, turn on V_{MA/B}.


In addition, set the Control Input pins to Low when inputting the power.

(All the Control Input pins are pulled down internally.)

Once the power is on, the CLK signal is received and excitation advances when $\overline{\text{RESET}}$ goes high and excitation is output when ENABLE goes high. If only $\overline{\text{RESET}}$ goes high, excitation won't be output and only the internal counter will advance. Likewise, if only ENABLE goes high, excitation won't advance even if the CLK signal is input and it will remain in the initial state.

The following is an example:

<Recommended Control Input Sequence>



2. Calculating the Setting Current

To perform constant-current operations, it is necessary to configure the base current using an external resistor. If the voltage on the NFA (B) pin is 0.5 V (with a torque of 100%) or greater, it will not charge.

Ex.: If the maximum current value is 1 A, the external resistance will be 0.5 W.

3. PWM Oscillator Frequency (External Condenser Setting)

An external condenser connected to the OSC pin is used to internally generate a saw tooth waveform. PWM is controlled using this frequency. Toshiba recommends 100 to 3300 pF for the capacitance, taking variations between ICs into consideration.

Approximation: $f_{\text{osc}} = 1 / (C_{\text{osc}} \times 1.5 \times (10 / C_{\text{osc}} + 1) / 66) \times 1000 \text{ kHz}$

4. Power Dissipation

The IC power dissipation is determined by the following equation:

$$P = V_{\text{DD}} \times I_{\text{DD}} + I_{\text{OUT}} \times R_{\text{on}} \times 2 \text{ drivers}$$

The higher the ambient temperature, the smaller the power dissipation.


Check the PD-Ta curve, and be sure to design the heat dissipation with a sufficient margin.

5. Heat Sink Fin Processing

The IC fin (rear) is electrically connected to the rear of the chip. If current flows to the fin, the IC will malfunction. If there is any possibility of a voltage being generated between the IC GND and the fin, either ground the fin or insulate it.

6. Thermal Protection


When the temperature reaches 170°C (as standard value), the thermal protection circuit is activated switching the output to off. There is a variation of plus or minus about 20°C in the temperature that triggers the circuit operation.



Package Dimensions

HZIP25-P-1.27

Unit : mm




Weight: 9.86 g (typ.)

Package Dimensions

HQFP64-P-1010-0.50

Unit : mm



Weight: 0.26 g (typ.)

Note: The rear heat sink block will be 5.5 mm × 5.5 mm. (PROVISIONAL)

RESTRICTIONS ON PRODUCT USE

060116EBA

- The information contained herein is subject to change without notice. 021023_D
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023_A
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. 021023_B
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106_Q
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. 021023_C
- The products described in this document are subject to the foreign exchange and foreign trade laws. 021023_E