

ARM Cortex®-M4 32-bit Microcontroller

NuMicro™ Family M451 Series Product Brief

The information described in this document is the exclusive intellectual property of Nuvoton Technology Corporation and shall not be reproduced without permission from Nuvoton.

Nuvoton is providing this document only for reference purposes of NuMicro microcontroller based system design. Nuvoton assumes no responsibility for errors or omissions.

All data and specifications are subject to change without notice.

For additional information or questions, please contact: Nuvoton Technology Corporation. www.nuvoton.com



-5
-6
6
L2
12
12
13
14
15
16
17
17
18
19
20
21
22
24
26
28
30
32
32
34
35
35
36
37
38
39



List of Fig	ures
-------------	------

Figure 4.1-1 NuMicro™ M451 Selection Code
Figure 4.2-1 NuMicro™ M451 Base Series LQFP 48-pin Diagram17
Figure 4.2-2 NuMicro™ M451 Base Series LQFP 64-pin Diagram
Figure 4.2-3 NuMicro™ M451 Base Series LQFP 100-pin Diagram
Figure 4.2-4 NuMicro™ M451M Base Series (Pin Compatible with M051) LQFP 48-pin Diagram 20
Figure 4.2-5 NuMicro™ M451M Base Series (Pin Compatible with M058S) LQFP 64-pin Diagram
Figure 4.2-6 NuMicro™ M451 USB Series LQFP 48-pin Diagram (M452LG/M452LE Device Only)
Figure 4.2-7 NuMicro™ M451 USB Series LQFP 48-pin Diagram (M452LD/M452LC Device Only)
Figure 4.2-8 NuMicro™ M451 USB Series LQFP 64-pin Diagram (M452RG/M452RE Device Only)
Figure 4.2-9 NuMicro™ M451 USB Series LQFP 64-pin Diagram (M452RD Device Only) 25
Figure 4.2-10 NuMicro™ M451 CAN Series (CAN+USB) LQFP 48-pin Diagram (M453LG/M453LE Device Only)
Figure 4.2-11 NuMicro™ M451 CAN Series (CAN+USB) LQFP 48-pin Diagram (M453LD/M453LC Device Only)
Figure 4.2-12 NuMicro™ M451 CAN Series (CAN+USB) LQFP 64-pin Diagram (M453RG/M453RE Device Only)28
Figure 4.2-13 NuMicro™ M451 CAN Series (CAN+USB) LQFP 64-pin Diagram (M453RD Device Only)
Figure 4.2-14 NuMicro™ M451 CAN Series (CAN+USB) LQFP 100-pin Diagram (M453VG/M453VE Device Only)
Figure 4.2-15 NuMicro™ M451 CAN Series (CAN+USB) LQFP 100-pin Diagram (M453VD Device Only)
Figure 5.1-1 NuMicro™ M45xG/M45xE Block Diagram32
Figure 5.1-2 NuMicro™ M45xD/M45xC Block Diagram



1 10	+ ^	+ 1	- h	100
			<i>–</i> 111	
-10		' 1	⁻ab	

Table 1-1 Key Features Support Table5



1 GENERAL DESCRIPTION

The NuMicro™ M451 series 32-bit microcontrollers are embedded with ARM[®] Cortex[®]-M4F core for industrial control and applications which need rich communication interfaces and high computing power.

The ARM® Cortex®-M4F core within NuMicro™ M451 series can run up to 72 MHz and support DSP extensions and Floating Point Unit (FPU) function. The NuMicro™ M451 series also supports 256/128 Kbytes embedded Flash, 32 Kbytes embedded SRAM and plenty of peripheral devices, such as USB OTG/Device, Timers, Watchdog Timers, RTC, PDMA, EBI, UART, Smart Card interface, SPI, I²S, I²C, CAN, PWM Timer, GPIO, 12-bit ADC, 12-bit DAC, touch key sensor, analog comparator, temperature sensor, Low voltage reset and Brown-out Detector.

Product Line	USB	CAN	UART	I ² C	I ² S	SPI	PWM	ADC	DAC	RTC
M453	•	•	•	•	•	•	•	•	•	•
M452	•		•	•	•	•	•	•	•	•
M451			•	•	•	•	•	•	•	•
M451M (M051 Pin Compatible)		1	•	•	•	•	•	•	•	

Table 2.1-1 Key Features Support Table

The NuMicro™ M451 series is suitable for a wide range of applications such as:

- Industrial Automation
- PLCs
- Inverters
- Home Automation
- Security Alarm System
- Power Metering
- Portable Data Collector
- Portable RFID Reader
- System Supervisors
- Smart Card Reader
- Printer
- Bar Code Scanner
- Motor Control
- Digital Power



2 FEATURES

2.1 NuMicro™ M451 Features

Core

- ARM® Cortex®-M4F core running up to 72 MHz
- Supports DSP extension with hardware divider
- Supports IEEE 754 compliant Floating-point Unit (FPU)
- Supports Memory Protection Unit (MPU)
- One 24-bit system timer
- Supports Low Power Sleep mode by WFI and WFE instructions
- Single-cycle 32-bit hardware multiplier
- Supports programmable 16 level priorities of Nested Vectored Interrupt Controller (NVIC)
- Supports programmable mask-able interrupts
- Built-in LDO for wide operating voltage ranged from 2.5V to 5.5V

Flash Memory

- Supports 40/72/128/256 KB application ROM (APROM)
- Supports 4 KB Flash for loader (LDROM)
- Supports Data Flash with configurable memory size
- Supports In-System-Programming (ISP), In-Application-Programming (IAP) update embedded flash memory
- Supports 2 KB page erase for all embedded flash

Boot Loader

- 16 KB embedded ROM
- Supports Nuvoton native In-System-Programming (ISP) for UART0, SPI0, I²C0, CAN^{*1} and USB^{*2}
- Supports direct boot from Boot Loader by pin selection

SRAM Memory

- 32/16 KB embedded SRAM
- 16/8 KB with hardware parity check
- Supports byte-, half-word- and word-access
- Supports exception (NMI) generated once a parity check error occurs
- Supports PDMA mode

●PDMA (Peripheral DMA)

- Supports 12/8 independent configurable channels for automatic data transfer between memories and peripherals
- Supports Normal and Scatter-Gather Transfer modes
- Supports two types of priorities modes: Fixed-priority and Round-robin modes
- Supports byte-, half-word- and word-access
- Auto increment of the source and destination address
- Supports single and burst transfer type

Clock Control

- Built-in 22.1184 MHz internal high speed RC oscillator (HIRC) for system operation (variation < 2% at -40°C ~ +105°C)
- Built-in 10 kHz internal low speed RC oscillator (LIRC) for Watchdog Timer and wakeup operation
- Built-in 4~20 MHz external high speed crystal oscillator (HXT) for precise timing operation
- Built-in 32.768 kHz external low speed crystal oscillator (LXT) for RTC function and low-power system operation
- Supports one PLL up to 144 MHz for high performance system operation, sourced



from HIRC and HXT

- Supports clock failure detection for high/low speed external crystal oscillator
- Supports exception (NMI) generated once a clock failure detected
- Supports clock output

GPIO

- Four I/O modes
- TTL/Schmitt trigger input selectable
- I/O pin configured as interrupt source with edge/level trigger setting
- Supports high driver and high sink current I/O (up to 20 mA at 5V)
- Supports software selectable slew rate control
- Supports 5V-tolerance function
- Supports up to 85/55/42 GPIOs for LQFP100/64/48 respectively

Timer

- Supports 4 sets of 32-bit timers with 24-bit up-timer and one 8-bit prescale counter
- Independent clock source for each timer
- Provides One-shot, Periodic, Toggle and Continuous Counting operation modes
- Supports event counting function to count the event from external pin
- Supports input capture function to capture or reset counter value

Watchdog Timer

- Supports multiple clock sources from LIRC (default selection), HCLK/2048 and LXT
- 8 selectable time-out period from 1.6ms ~ 26.0sec (depending on clock source)
- Able to wake up from Power-down or Idle mode
- Interrupt or reset selectable on watchdog time-out

Window Watchdog Timer

- Supports multiple clock sources from HCLK/2048 (default selection) and LIRC
- Window set by 6-bit counter with 11-bit prescale
- Able to wake up from Power-down or Idle mode
- Interrupt or reset selectable on time-out

RTC

- Supports external power pin V_{BAT}
- Supports software compensation by setting frequency compensate register (FCR)
- Supports RTC counter (second, minute, hour) and calendar counter (day, month, year)
- Supports Alarm registers (second, minute, hour, day, month, year)
- Selectable 12-hour or 24-hour mode
- Automatic leap year recognition
- Supports periodic time tick interrupt with 8 period options 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2 and 1 second
- Supports wake-up function
- Supports 80 bytes spare registers
- Programmable spare register erase function
- Supports 32KHz Oscillator gain control
- Supports tamper detection function

PWM

- Supports up to 12 independent PWM outputs with 16-bit resolution
- Supports maximum clock frequency up to 144MHz
- Supports 12-bit clock prescale
- Supports one-shot or auto-reload counter operation mode
- Supports up, down or up-down PWM counter type
- Supports synchronous function
- Supports dead time with maximum divided 12-bit prescale
- Supports brake function source from pin, comparator output and system safety events
- Supports PWM auto recovery function after brake condition removed



- Supports mask function and tri-state output for each PWM pin
- Supports PWM events interrupt
- Supports trigger EADC/DAC start conversion
- Supports up to 12 independent input capture channels with rising/falling capture and with counter reload option
- Supports capture counter with 16-bit resolution
- Supports capture interrupt
- Supports capture PDMA mode

UART

- Supports up to four UARTs UART0, UART1, UART2 and UART3
- Supports 16-byte FIFOs with programmable level trigger
- Supports auto flow control (CTS and RTS)
- Supports IrDA (SIR) function
- Supports RS-485 9-bit mode and direction control
- UART0 and UART1 support LIN function
- Programmable baud-rate generator up to 1/16 system clock
- Supports wake-up function
- Supports PDMA mode

Smart Card Interface

- One set of ISO-7816-3 port
- Compliant to ISO-7816-3 T=0, T=1
- Separate receive / transmit 4 bytes entry FIFO for data payloads
- Programmable transmission clock frequency
- Programmable receiver buffer trigger level
- Programmable guard time selection (11 ETU ~ 266 ETU)
- A 24-bit and two 8 bit time-out counters for Answer to Request (ATR) and waiting times processing
- Supports auto inverse convention function
- Supports stop clock level and clock stop (clock keep) function
- Supports transmitter and receiver error retry and error limit function
- Supports hardware activation/deactivation sequence process
- Supports hardware warm reset sequence process
- Supports hardware auto deactivation sequence when detect the card is removal
- Supports UART function

● SPI

- Supports one set of SPI Quad controller SPI0
- Supports Master or Slave mode operation
- Supports 2-bit Transfer mode
- Supports Dual and Quad I/O Transfer mode
- Configurable bit length of a transfer word from 8 to 32-bit
- Provides separate 8-level depth transmit and receive FIFO buffers
- Supports MSB first or LSB first transfer sequence
- Supports the byte reorder function
- Supports Byte or Word Suspend mode
- Supports PDMA mode
- Supports 3-wired, no slave select signal, bi-direction interface
- Master up to 32 MHz, and Slave up to 16 MHz (when chip works at V_{DD} = 5V)

SPI/ I²S

- Supports up to two sets of SPI controllers SPI1 and SPI2
- Supports Master or Slave mode operation
- Configurable bit length of a transfer word from 8 to 32-bit
- Provides separate 4-level depth transmit and receive FIFO buffers
- Supports MSB first or LSB first transfer sequence



- Supports the byte reorder function
- Supports Byte or Word Suspend mode
- Supports 3-wire, no slave select signal, bi-direction interface
- Master mode up to 36 MHz and Slave mode up to 18 MHz (when chip works at V_{DD} = 5V)
- Supports up to two sets of I²S by SPI controllers SPI1 and SPI2
- Interface with external audio CODEC
- Supports Master and Slave mode
- Capable of handling 8-, 16-, 24- and 32-bit word sizes
- Supports mono and stereo audio data
- Supports PCM mode A, PCM mode B, I²S and MSB justified data format
- Each provides two 4-word FIFO data buffers, one for transmitting and the other for receiving
- Generates interrupt requests when buffer levels cross a programmable boundary
- Each supports two PDMA requests, one for transmitting and the other for receiving

•I²C

- Supports up to two sets of I²C devices
- Supports Master/Slave mode
- Bidirectional data transfer between masters and slaves
- Multi-master bus (no central master)
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer
- Programmable clocks allow versatile rate control
- Supports multiple address recognition (four slave address with mask option)
- Supports SMBus and PMBus
- Supports speed up to 1Mbps
- Supports multi-address Power-down wake-up function

● CAN 2.0

- Supports up to one set of CAN controller
- Supports CAN protocol version 2.0 part A and B
- Bit rates up to 1M bit/s
- Each supports 32 Message Objects
- Each Message Object has its own identifier mask
- Programmable FIFO mode (concatenation of Message Object)
- Supports interrupts
- Disabled Automatic Re-transmission mode for Time Triggered CAN applications
- Supports power-down wake-up function

● USB 2.0 FS Controller

- Supports one set of USB 2.0 FS OTG (M45xG/M45xE Only)
- FS Host compatible with Open HCI 1.0 specification (M45xG/M45xE Only)
- Compliant to USB specification version 2.0
- OTG compliant with USB OTG Supplement 1.3 (M45xG/M45xE Only)
- On-chip USB Transceiver
- Supports Control, Bulk In/Out, Interrupt and Isochronous transfers
- Auto suspend function when no bus signaling for 3 ms
- Provides 8 programmable endpoints
- Supports 512 Bytes internal SRAM as USB buffer
- Provides remote wake-up capability
- On-chip 5V to 3.3V LDO for USB PHY



EBI

- Supports two dedicated external chip select pins for each memory block
- Supports accessible space up to 1 Mbytes for each bank, actually external addressable space is dependent on package pin out
- Supports 8-/16-bit data width
- Supports byte write in 16-bit data width mode
- Supports PDMA mode
- Supports Address/Data multiplexed Mode
- Supports Timing parameters individual adjustment for each memory block

EADC

- Analog input voltage range: 0~ V_{REF} (Max to AV_{DD})
- Supports single 12-bit SAR ADC conversion
- 12-bit resolution and 10-bit accuracy is guaranteed
- Up to 1MSPS conversion rate at 5.0V
- Up to 16 external single-ended analog input channels
- Up to 8 differential analog input pairs
- Supports single ADC interrupt
- Supports external V_{REF} pin
- Support internal reference voltages from Band-gap and Voltage divider
- An A/D conversion can be triggered by Software enable, External pin, Timer 0~3 overflow pulse trigger and PWM trigger
- Supports 3 internal channels for V_{BAT}, band-gap VBG input and Temperature sensor input
- Supports PDMA transfer

DAC

- Supports a 12-bit voltage type DAC
- Rail to rail settle time 8us
- External reference voltage V_{REF}
- Max. output voltage AV_{DD} -0.2V at buffer mode
- Conversion started by software enable or PDMA trigger
- Supports PDMA mode

◆Touch Key (M45xG/M45xE Only)

- Supports up to 16 touch keys
- Supports programmable sensitivity adjustment for each channel
- Supports programmable scan speed for different applications
- Supports any key Wake-up for low-power applications
- Supports manual/one-time or periodic key-scan initiation
- Supports programmable interrupt options for automatic key-scan and interrupt generation

Analog Comparator

- Up to two rail-to-rail analog comparators
- Supports a multiplexed I/O pin at positive node.
- Supports I/O pins, band-gap, Voltage divider and DAC output at negative node
- Supports programmable speed and power consumption
- Interrupts generated when compare results change (Interrupt event condition is programmable)
- Supports Power-down Wake-up
- Supports triggers for break events and cycle-by-cycle control for PWM
- Cyclic Redundancy Calculation Unit
 - Supports four common polynomials CRC-CCITT, CRC-8, CRC-16, and CRC-32
 - Programmable initial value
 - Supports programmable order reverse setting for input data and CRC checksum



- Supports programmable 1's complement setting for input data and CRC checksum.
- Supports 8-/16-/32-bit of data width
- Interrupt generated once checksum error occurs
- Voltage Adjustable Interface
 - Supports user Configurable 1.8~5.5V I/O Interface with a dedicated power input (V_{DDIO})
 - Supports UART1, SPI0, SPI1, I²C1 or I²C0 interface
- Supports 96-bit Unique ID (UID)
- Supports 128-bit Unique Customer ID (UCID)
- ●One built-in temperature sensor with 1°C resolution
- Brown-out detector
 - With 4 levels: 4.4 V/ 3.7 V/ 2.7 V/ 2.2 V
 - Supports Brown-out Interrupt and Reset option
- ■Low Voltage Reset
- Threshold voltage levels: 2.0 V
 Operating Temperature: -40°C ~105°C
- Packages
 - All Green package (RoHS)
 - LQFP 100-pin (14mm x 14mm)
 - LQFP 64-pin (10mm x 10mm)
 - LQFP 64-pin (7mm x 7mm)
 - LQFP 48-pin (7mm x 7mm)

Note:

- *1: For optional part numbers which support CAN
- *2: For optional part numbers which support USB



3 PARTS INFORMATION LIST AND PIN CONFIGURATION

3.1 NuMicro™ M451 Selection Guide

3.1.1 NuMicro™ M451 Naming Rule




Figure 3.1-1 NuMicro™ M451 Selection Code

In this document, M45xG means the part numbers which include 256 KB Flash, M45xE means the part numbers which include 128 KB Flash, M45xD means the part numbers which include 72 KB Flash, M45xC means the part numbers which include 40 KB Flash.



3.1.2 NuMicro™ M451 Base Series Selection Guide

_	_		OM			Connectivity								ď	æ	æ			•		
Part Number	Flash (KB)	SRAM (KB)	ISP Loader ROM (KB)	0/I	Timer	UART*	SC* (ISO-7816)	IdS	l²C	CAN	ΠIN	S ₂ I	asn	MWA	Analog Comp.	DAC (12-Bit)	ADC (12-Bit)	Touch Key	RTC	ICP/ISPI/AP	Package
M451LG6AE	256	32	4	39	4	3+1	1	3	2		2	2	ı	12	2	√	8-ch	6	√	V	LQFP 48
M451LE6AE	128	32	4	39	4	3+1	1	3	2		2	2		12	2	V	8-ch	6	√	V	LQFP 48
M451RG6AE	256	32	4	53	4	4+1	1	3	2		2	2		12	2	V	12-ch	11	√	1	LQFP 64
M451RE6AE	128	32	4	53	4	4+1	1	3	2		2	2		12	2	V	12-ch	11	V	V	LQFP 64
M451VG6AE	256	32	4	85	4	4+1	1	3	2		2	2		12	2	V	16-ch	16	V	V	LQFP 100
M451VE6AE	128	32	4	85	4	4+1	1	3	2		2	2		12	2	V	16-ch	16	V	V	LQFP 100
M451LD3AE	72	16	4	39	4	4+1	1	2	2		2	1		12	2	√	10-ch		√	1	LQFP 48
M451LC3AE	40	16	4	39	4	4+1	1	2	2		2	1		12	2	√	10-ch		√	1	LQFP 48
M451RD3AE	72	16	4	53	4	4+1	1	2	2		2	1		12	2	√	16-ch		√	V	LQFP 64
M451RC3AE	40	16	4	53	4	4+1	1	2	2		2	1		12	2	V	16-ch		V	V	LQFP 64

^{*}Marked in this table (4+1) means 4 UART + 1 SC UART

^{*}SC (ISO-7816) supports full duplex UART mode



3.1.3 NuMicro™ M451M Series (M051 Pin Compatible) Selection Guide

5		_	ROM				(Conne	ctivity	1					p.	t)	t)			•	
Part Number	Flash (KB)	SRAM (KB)	ISP Loader R (KB)	0/1	Timer	UART*	SC* (ISO-7816)	IdS	ا _ت د	CAN	ΠIN	S _z I	asn	MWA	Analog Comp.	DAC (12-Bit)	ADC (12-Bit)	Touch Key	RTC	da/idsi/doi	Package
M451MLG6A E	256	32	4	42	4	3+1	1	3	2	1	2	2	1	12	2	√	9-ch	10	-	V	LQFP 48
M451MLE6A E	128	32	4	42	4	3+1	1	3	2	-	2	2	-	12	2	V	9-ch	10		V	LQFP 48
M451MLD3A E	72	16	4	42	4	4+1	1	2	2		2	1	-	12	2	V	11-ch			V	LQFP 48
M451MLC3A E	40	16	4	42	4	4+1	1	2	2		2	1	-	12	2	V	11-ch			V	LQFP 48
M451MSD3A E	72	16	4	55	4	4+1	1	2	2		2	1	1	12	2	√	13-ch			1	LQFP 64
M451MSC3A E	40	16	4	55	4	4+1	1	2	2		2	1		12	2	√	13-ch	-		V	LQFP 64

^{*}Marked in this table (4+1) means 4 UART + 1 SC UART

^{*}SC (ISO-7816) supports full duplex UART mode



3.1.4 NuMicro™ M452 USB Series Selection Guide

_			ROM				(Conne	ctivity	/					p.		t			_	
Part Number	Flash (KB)	SRAM (KB)	ISP Loader R (KB)	0/1	Timer	UART*	SC* (ISO-7816)	IdS	l²C	CAN	LIN	l ² S	USB	PWM	Analog Comp.	DAC (12-Bit)	ADC (12-Bit)	Touch Key	RTC	ICP/ISPI/AP	Package
M452LG6AE	256	32	4	34	4	3+1	1	3	2		2	2	отс	10	2	√	8-ch	6	√	V	LQFP 48
M452LE6AE	128	32	4	34	4	3+1	1	3	2		2	2	отс	10	2	√	8-ch	6	√	√	LQFP 48
M452RG6AE	256	32	4	48	4	4+1	1	3	2		2	2	OTG	12	2	V	12-ch	11	√	V	LQFP 64
M452RE6AE	128	32	4	48	4	4+1	1	3	2		2	2	OTG	12	2	V	12-ch	11	√	V	LQFP 64
M452LD3AE	72	16	4	35	4	4+1	1	2	2		2	1	Devic e	10	2	V	10-ch		√	V	LQFP 48
M452LC3AE	40	16	4	35	4	4+1	1	2	2		2	1	Devic e	10	2	V	10-ch		√	V	LQFP 48
M452RD3AE	72	16	4	49	4	4+1	1	2	2		2	1	Devic e	12	2	V	16- ch,		V	V	LQFP 64

^{*}Marked in this table (4+1) means 4 UART + 1 SC UART

^{*}SC (ISO-7816) supports full duplex UART mode



3.1.5 NuMicro™ M453 CAN Series (CAN+USB) Selection Guide

_	_	_	MO			Connectivity								ō.	æ	Œ			•		
Part Number	Flash (KB)	SRAM (KB)	ISP Loader ROM (KB)	0/1	Timer	UART*	SC* (ISO-7816)	SPI	l²C	CAN	LIN	S ₂ I	USB	PWM	Analog Comp.	DAC (12-Bit)	ADC (12-Bit)	Touch Key	RTC	ICP/ISPI/AP	Package
M453LG6AE	256	32	4	34	4	3+1	1	3	2	√	2	2	отс	10	2	1	8-ch	6	√	√	LQFP 48
M453LE6AE	128	32	4	34	4	3+1	1	3	2	√	2	2	отс	10	2	1	8-ch	6	~	V	LQFP 48
M453RG6AE	256	32	4	48	4	4+1	1	3	2	V	2	2	отс	12	2	1	12-ch	11	V	V	LQFP 64
M453RE6AE	128	32	4	48	4	4+1	1	3	2	V	2	2	отс	12	2	1	12-ch	11	V	V	LQFP 64
M453VG6AE	256	32	4	80	4	4+1	1	3	2	√	2	2	OTG	12	2	1	16-ch	16	√	V	LQFP 100
M453VE6AE	128	32	4	80	4	4+1	1	3	2	√	2	2	OTG	12	2	1	16-ch	16	√	1	LQFP 100
M453LD3AE	72	16	4	35	4	4+1	1	2	2	√	2	1	Devic e	10	2	1	10-ch		√	1	LQFP 48
M453LC3AE	40	16	4	35	4	4+1	1	2	2	√	2	1	Devic e	10	2	1	10-ch		√	1	LQFP 48
M453RD3AE	72	16	4	49	4	4+1	1	2	2	√	2	1	Devic e	12	2	1	16- ch,	1	√	V	LQFP 64
M453VD3AE	72	16	4	72	4	4+1	1	2	2	√	2	1	Devic e	12	2	1	16-ch	1	√	V	LQFP 100

^{*}Marked in this table (4+1) means 4 UART + 1 SC UART

^{*}SC (ISO-7816) supports full duplex UART mode



3.2 Pin Configuration

3.2.1 NuMicro™ M451 Base Series LQFP48 Pin Diagram

Corresponding Part Number: M451LG6AE, M451LE6AE, M451LD3AE, M451LC3AE




Figure 3.2-1 NuMicro™ M451 Base Series LQFP 48-pin Diagram



3.2.2 NuMicro™ M451 Base Series LQFP64 Pin Diagram

Corresponding Part Number: M451RG6AE, M451RE6AE, M451RD3AE, M451RC3AE




Figure 3.2-2 NuMicro™ M451 Base Series LQFP 64-pin Diagram



3.2.3 NuMicro™ M451 Base Series LQFP100 Pin Diagram

Corresponding Part Number: M451VG6AE, M451VE6AE




Figure 3.2-3 NuMicro™ M451 Base Series LQFP 100-pin Diagram



3.2.4 NuMicro™ M451M Series (M051 Pin Compatible) LQFP48 Pin Diagram

Corresponding Part Number: M451MLG6AE, M451MLE6AE, M451MLD3AE, M451MLC3AE




Figure 3.2-4 NuMicro™ M451M Base Series (Pin Compatible with M051) LQFP 48-pin Diagram



3.2.5 NuMicro™ M451M Series (M058S Pin Compatible) LQFP64 Pin Diagram

Corresponding Part Number: M451MSD3AE, M451MSC3AE




Figure 3.2-5 NuMicro™ M451M Base Series (Pin Compatible with M058S) LQFP 64-pin Diagram



3.2.6 NuMicro™ M452 USB Series LQFP48 Pin Diagram

Corresponding Part Number: M452LG6AE, M452LE6AE




Figure 3.2-6 NuMicro™ M451 USB Series LQFP 48-pin Diagram (M452LG/M452LE Device Only)



Corresponding Part Number: M452LD3AE, M452LC3AE




Figure 3.2-7 NuMicro™ M451 USB Series LQFP 48-pin Diagram (M452LD/M452LC Device Only)



3.2.7 NuMicro™ M452 USB Series LQFP64 Pin Diagram

Corresponding Part Number: M452RG6AE, M452RE6AE




Figure 3.2-8 NuMicro™ M451 USB Series LQFP 64-pin Diagram (M452RG/M452RE Device Only)



Corresponding Part Number: M452RD3AE




Figure 3.2-9 NuMicro™ M451 USB Series LQFP 64-pin Diagram (M452RD Device Only)



3.2.8 NuMicro™ M453 CAN Series (CAN+USB) LQFP48 Pin Diagram

Corresponding Part Number: M453LG6AE, M453LE6AE




Figure 3.2-10 NuMicro™ M451 CAN Series (CAN+USB) LQFP 48-pin Diagram (M453LG/M453LE Device Only)

Corresponding Part Number: M453LD3AE, M453LC3AE USB_VDD33_CAP PF.6/ICE_DAT PF.5/ICE_CLK PE.10(LVIO) PE.13(LVIO) PE.12(LVIO) PE.11(LVIO) USB_VBUS <u>å</u> <u>å</u> 24 PE.0 PA.3 37 PA.2 38 23 PC.4 PA.1 🖂 39 22 PC.3 PA.0 □40 21 PC.2 20 PC.1 AV_{DD} ☐42 19 PC.0 LQFP 48-pin V_{REF} □43 18 LDO_CAP 17 Vss PB.0 □44 16 PF.4/XT1_IN PB.2 ☐46 15 PF.3/XT1_OUT PB.3 □47 14 PD.7 PB.4 ☐48 *(* 13 PF.2 PB.5 | 1 PB.6 | 2 PB.7 | 3 ESET | 4 PD.0 | 5 PD.1 | 7 PD.1 | 7 PD.2 | 8 PD.3 | 9 nRESET X32_OUT/PF.0 X32_IN/PF.1

nuvoTon

Figure 3.2-11 NuMicro™ M451 CAN Series (CAN+USB) LQFP 48-pin Diagram (M453LD/M453LC Device Only)



3.2.9 NuMicro™ M453 CAN Series (CAN+USB) LQFP64 Pin Diagram

Corresponding Part Number: M453RG6AE, M453RE6AE




Figure 3.2-12 NuMicro™ M451 CAN Series (CAN+USB) LQFP 64-pin Diagram (M453RG/M453RE Device Only)



Corresponding Part Number: M453RD3AE




Figure 3.2-13 NuMicro™ M451 CAN Series (CAN+USB) LQFP 64-pin Diagram (M453RD Device Only)



3.2.10 NuMicro™ M453 CAN Series (CAN+USB) LQFP100 Pin Diagram

Corresponding Part Number: M453VG6AE, M453VE6AE




Figure 3.2-14 NuMicro™ M451 CAN Series (CAN+USB) LQFP 100-pin Diagram (M453VG/M453VE Device Only)



Corresponding Part Number: M453VD3AE




Figure 3.2-15 NuMicro™ M451 CAN Series (CAN+USB) LQFP 100-pin Diagram (M453VD Device Only)



4 BLOCK DIAGRAM

4.1 NuMicro™ M451 Block Diagram




Figure 4.1-1 NuMicro™ M45xG/M45xE Block Diagram







Figure 4.1-2 NuMicro™ M45xD/M45xC Block Diagram




5 APPLICATION CIRCUIT






6 PACKAGE DIMENSIONS

6.1 LQFP 100L (14x14x1.4 mm footprint 2.0 mm)






6.2 LQFP 64L (10x10x1.4 mm footprint 2.0 mm)






6.3 LQFP 64L (7x7x1.4 mm footprint 2.0 mm)





6.4 LQFP 48L (7x7x1.4mm² Footprint 2.0mm)





7 REVISION HISTORY

Date	Revision	Description
2014.08.22	1.00	Preliminary version.
2015.3.30	1.01	 Updated document format. Revised maximum clock of HXT from 24 MHz to 20 MHz Revised M451 selection guide in section 3.1.
2015.5.11	2.00	Added new part number for M45xD/M45xC and the description about the difference with M45xG/M45xE.
2015.5.21	2.01	1. Revised M451 selection guide in section 3.1.

nuvoton

Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice.

All the trademarks of products and companies mentioned in this datasheet belong to their respective owners