

Education

The University of British Columbia

Vancouver, BC

Master of Engineering in Electrical and Computer Engineering, GPA 4.0

2021-Present

Deep Learning, Reinforcement Learning, ML Hardware Accelerator, Computer Architecture, Digital/Microcomputer System Design, VLSI, IC Testing and Reliability

Imperial College London

London, UK

Bachelor of Engineering in Materials Science and Engineering

2018-2021

- Graduated with First-Class Honours
- Obtained Dean's List for three consecutive years (2018-2021)

Experience

Motorola Solutions Vancouver, BC

Design Validation Co-op May-Dec. 2022

Oconducted extensive surveillance camera tests in various settings, validating the cameras' electrical, mechanical, and optical performance

- Engineered Python-based software for test automation and data analysis, enhancing test efficiency with up to 90% automation
- Utilized FFmpeg for video processing and analysis
- Collaborated within a team using Git, Confluence, and Jira to optimize workflow efficiency

Project

Concurrent VLSI Routing with Multi-agent Deep Reinforcement Learning

May-Oct. 2023

- Developed a Python-based machine learning framework to address the VLSI global routing problem in a concurrent manner. This framework modeled routing as a pathfinding task and solved it using multi-agent reinforcement learning integrated with deep neural networks (MLP and GNN implemented in PyTorch)
- Addressed training challenges by fine-tuning hyperparameters through a grid search approach, leading to significant performance improvements
- The proposed work overcame the traditional net-ordering issue, guaranteed zero overflow, and outperformed an A* baseline by 2.6% in terms of wirelength

Microcomputer System Development

Jan.-Apr. 2023

- Engineered key components of a microcomputer system including a 4-way set-associative cache and a DRAM controller using Verilog. The cache reduced the runtime of a benchmark by 43%
- Implemented the system on an Altera FPGA with a soft core provided by the course
- Developed software and firmware in C that interacted with hardware (Flash, EEPROM, and ADC/DAC) using SPI, IIC, and CAN protocol
- Utilized hardware timer interrupt and designed a snake game software that ran on the system and interact with the player using **VGA**

VLSI Physical Design

Sept.-Dec. 2022

- Designed the physical layout of a 3-input NAND gate using Cadence Virtuoso, the layout was DRC error free and optimized for
- Synthesized an RTL FSM using Cadence Encounter RTL Compiler
- O Placed and routed the post-synthesis netlist using Cadence Innovus
- O Simulated the circuit after placement and routing using Cadence Virtuoso

CPU Design and Assembly programming

June-Sept. 2022

- Architected a 16-bit RISC CPU from the ground up using Verilog, integrating pivotal components such as FSM, datapath, RAM, and I/O interfaces. The CPU was implemented on an Altera FPGA
- The CPU supported 13 diverse instructions encompassing ALU operations, memory access, and branching mechanisms
- Implemented preemptive multitasking on an ARM core integrated on the FPGA using Assembly

Skills

Hardware: Verilog, FPGA, ModelSim, Quartus, Cadence **Software**: Python > C > ARM Assembly = C++, Linux

DevOps Tools: Confluence, Jira, Git, GitHub