Computer Architectures Session 3


Pipelined microprocessor with control-hazard Advanced acceleration


TAs:

Jun Yin (jun.yin@kuleuven.be)
Yuanyang Guo (yuanyang.guo@imec.be)
Xiaoling Yi (xiaoling.yi@kuleuven.be)
Yunzhu Chen (yunzhu.chen@imec.be)

Timeline **Submission Deadline** [May-5] Session 1 Session 2 **Session 3 Session 4** [Apr-18/19] [May-16/17] [Feb-19/21] [Mar-6] **Pipelined** Single cycle **Functional** processor **Pipelined** Advanced **Project** processor single cycle with data with acceleration processor Feedback hazard processor multiplication resolution Written Exam Simulation Exercises Backend flow (synthesis-only)


Last session recap





Prerequisite for this session!

Today's session: Advanced acceleration



Obj-1: mult4


- Matrix-matrix multiplication (MULT4)
 - To calculate the multiplications of the matrices stored in mult4_dmem_content.txt >
 - Methods
 - i. Add more RTL modules
 - ii. Modify the mult4 imem program
 - iii.or both ...

- Pass the simulation
- Synthesize

Testing example: (B = 4, K = 3, C = 5)

$$\begin{pmatrix}
20 & 19 & 18 & 17 & 16 \\
15 & 14 & 13 & 12 & 11 \\
10 & 9 & 8 & 7 & 6 \\
5 & 4 & 3 & 2 & 1
\end{pmatrix}
\cdot
\begin{pmatrix}
1 & 2 & 3 \\
4 & 5 & 6 \\
7 & 8 & 9 \\
10 & 11 & 12 \\
13 & 14 & 15
\end{pmatrix}
=
\begin{pmatrix}
600 & 690 & 780 \\
425 & 490 & 555 \\
250 & 290 & 330 \\
75 & 90 & 105
\end{pmatrix}$$

$$I[B][C] \qquad W[K][C] \qquad O[B][K]$$



We check on this part!

Results are written

the data memory

6

MULT4: our baseline solution

C code:

<u>Testing example:</u> (B = 4, K = 3, C = 5)

$$\begin{pmatrix}
20 & 19 & 18 & 17 & 16 \\
15 & 14 & 13 & 12 & 11 \\
10 & 9 & 8 & 7 & 6 \\
5 & 4 & 3 & 2 & 1
\end{pmatrix}
\cdot
\begin{pmatrix}
1 & 2 & 3 \\
4 & 5 & 6 \\
7 & 8 & 9 \\
10 & 11 & 12 \\
13 & 14 & 15
\end{pmatrix}
=
\begin{pmatrix}
600 & 690 & 780 \\
425 & 490 & 555 \\
250 & 290 & 330 \\
75 & 90 & 105
\end{pmatrix}$$

$$I[B][C] \qquad W[K][C] \qquad O[B][K]$$


Required modifications to the processor

- Full data forwarding logic
- Hazard detection unit (control/data hazard)

RISC-V assembly code


```
1 addi x25, x0, 0
                                 # input's address starting point in dmem
 2 addi x26, x0, 160
                                 # weight's address starting point in dmem
 3 addi x27, x0, 280
                                 # output's address starting point in dmem
                                # total C loop size
4 addi x11, x0, 5
 5 addi x12, x0, 3
                                # total K loop size
 6 addi x13, x0, 4
                                # total B loop size
7 addi x21, x0, 0
                                 # C loop index starts with 0
 8 addi x22, x0, 0
                                 # K loop index starts with 0
9 addi x23, x0, 0
                                # B loop index starts with 0
10 addi x7, x0, 0
                                 # accumation result initilization
13 B_CHECK: beq x23, x13, B_END
15 K CHECK: beg x22, x12, K END
16 #-----
17 C CHECK: beq x21, x11, C_END
18 ld x4, 0(x25)
                                 # load 1 input data
19 ld x5, 0(x26)
                                # load 1 weight data
20 mul x6, x4, x5
                                # multiply the input with the weight
21 add x7, x7, x6
                                # accumulate the result
22 addi x21, x21, 1
                                # C loop index +1
23 addi x25, x25, 8
                                # input's 64-bit word address +1
24 addi x26, x26, 8
                                 # weight's 64-bit word address +1
25 jal C CHECK
27 C END: addi x21, x0, 0
                                 # C loop index restarts with 0
28 sd x7, 0(x27)
                                # store the output data
29 addi x7, x0, 0
                                # accumation result reset to 0
30 addi x22, x22, 1
                                # K loop index +1
                                # input's 64-bit word address -5
31 addi x25, x25, -40
32 addi x27, x27, 8
                                 # output's 64-bit word address +1
33 ial K CHECK
35 K END: addi x22, x0, 0
                                 # K loop index restarts with 0
36 addi x23, x23, 1
                                # B loop index +1
                                # input's 64-bit word address +5
37 addi x25, x25, 40
38 addi x26, x26, -120
                                # input's 64-bit word address -15
39 jal B CHECK
41 B END:
```

I. Full data forwarding logic (Book §4.7)




```
addi x25, x0, 0
                                # input's address starting point in dmem
addi x26, x0, 160
                                # weight's address starting point in
addi x27, x0, 280
                                # output's address starting point in
                                # total C loop size
addi x11, x0, 5
addi x12, x0, 3
                                # total K loop size
addi x13, x0, 4
                                # total B loop size
addi x21, x0, 0
                                # C loop index starts with 0
addi x22, x0, 0
                                # K loop index starts with 0
addi x23, x0, 0
                                # B loop index starts with 0
addi x7, x0, 0
                                # accumulation result initialization
B CHECK: beg x23, x13, B END
K CHECK: beg x22, x12, K END
C CHECK: beg x21, x11, C END
1d x4, 0(x25)
                                # load 1 input data
                                # load 1 weight data
1d x5, 0(x26)
                                # multiply the input with the weight
mul x6, x4, x5
add x7, x7, x6
                                # accumulate the result
addi x21, x21, 1
                                # C loop index +1
                                # input's 64-bit word address +1
addi x25, x25, 8
addi x26, x26, 8
                                # weight's 64-bit word address +1
jal C CHECK
C END: addi x21, x0, 0
                                # C loop index restarts with 0
x7, 0(x27)
                                # store the output data
addi x7, x0, 0
                                # accumulation result reset to 0
addi x22, x22, 1
                                # K loop index +1
addi x25, x25, -40
                                # input's 64-bit word address -5
addi x27, x27, 8
                                # output's 64-bit word address +1
ial K CHECK
K END: addi x22, x0, 0
                                # K loop index restarts with 0
addi x23, x23, 1
                                # B loop index +1
addi x25, x25, 40
                                # input's 64-bit word address +5
addi x26, x26, -120
                                # input's 64-bit word address -15
ial B CHECK
B END:
```


I. Full data forwarding logic (Book §4.7)




I. Full data forwarding logic (Book §4.7)




II. Data hazard resolution with stalling



II. Data hazard resolution with stalling




II. Data hazard resolution with stalling




III. Control Hazard solution (Book §4.8)

Control Hazard:



```
# input's address starting point in dmem
addi x25, x0, 0
addi x26, x0, 160
                                 # weight's address starting point in
dmem
addi x27, x0, 280
                                 # output's address starting point in
addi x11, x0, 5
                                 # total C loop size
addi x12, x0, 3
                                 # total K loop size
addi x13, x0, 4
                                 # total B loop size
addi x21, x0, 0
                                 # C loop index starts with 0
addi x22, x0, 0
                                 # K loop index starts with 0
addi x23, x0, 0
                                 # B loop index starts with 0
addi x7. x0. 0
                                # accumulation result initialization
B CHECK: beg x23, x13, B END
K_CHECK: beq x22, x12, K_END
C CHECK: beg x21, x11, C END
1d \times 4, 0(\times 25)
                                      ad 1 input data
ld x5, 0(x26)
                                      d 1 weight data
mul x6, x4, x5
                                      tiply the input with the weight
add x7, x7, x6
                                      umulate the result
addi x21, x21, 1
                                      oop index +1
addi x25, x25, 8
                                      out's 64-bit word address +1
addi x26, x26, 8
                                      ight's 64-bit word address +1
jal C CHECK
C END: addi x21, x0, 0
                                      loop index restarts with 0
x7, 0(x27)
                                      ore the output data
addi x7, x0, 0
                                      cumulation result reset to 0
addi x22, x22, 1
                                      .oop index +1
addi x25, x25, -40
                                     out's 64-bit word address -5
addi x27, x27, 8
                                     tput's 64-bit word address +1
jal K CHECK
K END: addi x22, x0, 0
                                     loop index restarts with 0
addi x23, x23, 1
                                     loop index +1
addi x25, x25, 40
                                     put's 64-bit word address +5
                                     put's 64-bit word address -15
addi x26, x26, -120
ial B CHECK
B END:
```


III. Control Hazard solution (Book §4.8)




Patterson Book, FIGURE 4.49

Recall §4.6:

III. Control Hazard solution (Book §4.8)



Control Hazard - Our baseline



To save this overhead:

- Make branch/jump decision ASAP (at the ID stage, §4.8.2).
- This is our baseline architecture for MULT4 (in terms of saving the total cycle amount).
 - We still use the branch-not-taken prediction (in our baseline).
 - a. ID judges the branch/jump.
 - b. IF basically fetches imem[PC+4].
 - c. If branch-taken/jump, next PC is overwritten and the false IF instruction is flushed before next clock edge comes.
 - Feel free to use different prediction scheme if you find it valuable(§4.8.3).

Patterson Book. FIGURE 4.62

IV. PLAN B – hazards can be solved with nop insertion

Recall **MULT2**. the software solution.

[Fail-Safe] If the deadline is right ahead, at least make your processor functional on MULT4! Understand the program, locate the hazard, understand your design, upgrade the imem...

```
addi x25, x0, 0
                               # input's address starting point in dmem
addi x26, x0, 160
                               # weight's address starting point in dmem
addi x27, x0, 280
                               # output's address starting point in dmem
addi x11, x0, 5
                               # total C loop size
addi x12, x0, 3
                               # total K loop size
addi x13, x0, 4
                               # total B loop size
addi x21, x0, 0
                               # C loop index starts with 0
addi x22, x0, 0
                               # K loop index starts with 0
addi x23, x0, 0
                               # B loop index starts with 0
addi x7, x0, 0
                               # accumulation result initialization
B CHECK: beg x23, x13, B END
nop
K CHECK: beg x22, x12, K END
                                   insert the necessary nops.
nop
nop
                                   are related
C CHECK: beg x21, x11, C END
                                   The better hazard control logic
nop
```


- Don't just copy and paste this one!
- Understand your architecture and
- **Hazard control and nop insertion**

- The better performance you will achieve.

```
1d \times 4, 0(\times 25)
                                 # load 1 input data
ld x5, 0(x26)
                                 # load 1 weight data
mul x6, x4, x5
add x7, x7, x6
                                 # accumulate the result
addi x21, x21, 1
                                 # C loop index +1
addi x25, x25, 8
                                 # input's 64-bit word address +1
addi x26, x26, 8
                                 # weight's 64-bit word address +1
jal C_CHECK
nop
nop
nop
C END: addi x21, x0, 0
                                 # C loop index restarts with 0
s\bar{d} x7, 0(x27)
                                 # store the output data
addi x7, x0, 0
                                 # accumulation result reset to 0
addi x22, x22, 1
                                 # K loop index +1
addi x25, x25, -40
                                 # input's 64-bit word address -5
addi x27, x27, 8
                                 # output's 64-bit word address +1
jal K_CHECK
nop
nop
nop
K END: addi x22, x0, 0
                                 # K loop index restarts with 0
addi x23, x23, 1
                                 # B loop index +1
addi x25, x25, 40
                                 # input's 64-bit word address +5
addi x26, x26, -120
                                 # input's 64-bit word address -15
ial B CHECK
nop
nop
nop
B END:
```

III. PLAN B – hazards can be solved with nop insertion

- Whenever you change the program, DO NOT FORGET to regenerate the machine code (imem_content)!
- Make use of the online tool we mentioned in session-1 (<u>link-online-converter</u>, <u>link-github</u>).
 - 1. Paste your assembly code in Editor.



- 3. Upgrade the imem_content (remove "0x"!).
- 4. Never forget to add the finishing line.

2. Go to Simulator and click the Green button.



Today's session: task summary

With session_guide.pdf

- Study the RUN CYCLE-ACCURATE SIMULATION and RUN BACKEND FLOW
- Follow the TASKS TO BE DONE and fill in the report.docx

Copy-paste your finished /RTL/*.v into the SOLUTION folders.

• Obj-1

→ RTL_SOLUTION5_pipeline_hazard_advanced_MULT4

- Note:
- 1. We use universal test patterns for fair grading.
- Do not modify cpu_tb.v & sky130_sram_2rw.v
- 3. Do not modify mult4_dmem_content.txt
- 4. This time you can modify mult4_imem_content.txt

<u>Grading</u>

Be creative

- Useful resources to make it go faster!
 - Patterson Book. End of section 4.8 on branch prediction
 - Patterson Book. Section 4.10 on instruction parallelism
 - RISC-V specification. Chapter 17 on the "V" Standard Extension for Vector Operations

ITEM	Points
Functional pipelined MULT2	1.0
Functional pipelined MULT3	0.5
Functional MULT4	0.5
Functional MULT4 #cycles = baseline impl (844 cc)	0.5
Functional MULT4 #cycles < baseline impl (844 cc)	0.5
Report	1.0
Total	4.0

Project handover

Deadline: May 5th