# Computer Architectures Session 2

Pipelined implementation of microprocessor

&


Digital backend flow

#### TAs:

Jun Yin (jun.yin@kuleuven.be)
Yuanyang Guo (yuanyang.guo@imec.be)
Xiaoling Yi (xiaoling.yi@kuleuven.be)
Yunzhu Chen (yunzhu.chen@imec.be)

#### Timeline **Submission Deadline** [May-5] Session 1 Session 2 **Session 3 Session 4** [Apr-18/19] [May-16/17] [Feb-19/21] [Mar-6] **Pipelined** Single cycle **Functional** processor **Pipelined** Advanced **Project** processor single cycle with data with acceleration processor Feedback hazard processor multiplication resolution Written Exam Simulation Exercises Backend flow (synthesis-only)

### Last session recap




### Last session recap


Single Cycle Processor


- √ Simple\_program
- ✓ Mult1
- ✓ Mult2

Prerequisite for this session!




### Today's session: Pipelined processor






# 5-stage Pipelining



- Pipeline registers
  - Separate the stages
  - Transfer signals between stages


# 5-stage Pipelining



#### At clock cycle 5:

- Inst 1 -> write back
- Inst 2 -> data
- Inst 3 -> execute
- Inst 4 -> decode
- Inst 5 -> fetch

### Today's session: Pipelined processor




### Obj-1: mult2


### MULT2

Pipelined processor

- Pipelined processor
  - Introduce the pipeline registers to cpu.v to support pipelined execution
  - Run MULT2
  - Run backend flow, track the timing and area change along the steps.
    - Synthesis -> Floorplan -> Signoff
  - Complete the report

```
# load operands
1d x8, 0(x0)
                                          nop
1d \times 9, 8(\times 0)
                                          nop
1d \times 10, 16(\times 0)
1d \times 11, 24(\times 0)
                                          add x23, x23, x19
ld x12, 32(x0)
                                          nop
1d \times 13, 40(\times 0)
                                          nop
ld x14, 48(x0)
1d \times 15, 56(x0)
                                          add x23, x23, x20
1d \times 16, 64(\times 0)
1d \times 17, 72(x0)
                                          nop
                                          nop
# multiplication
                                          add x23, x23, x21
mul x18, x8, x9
                                          nop
mul x19, x10, x11
                                          nop
mul x20, x12, x13
                                          add x23, x23, x22
mul x21, x14, x15
mul x22, x16, x17
                                          nop
                                          nop
#sums
                                          nop
addi x23, x0, 0
                                          nop
nop
add x23, x23, x18
```






Pipe. Reg.	IF/ID	ID/EXE	EXE/MEM	MEM/WB
Signals	Instruction_I F_ID			Instruction_ MEM_WB

You can find this helper table in TASKS TO BE DONE of session\_guide.pdf

```
EXAMPLE
```

```
31:0] instruction, instruction_IF_ID, instruction_MEM_WB;
                                        Coding Example (cpu.v)
 .addr
              current pc
   .wen
   .ren
   .wdata
                                  Wiring component to appropriate stage
   .rdata
              addr ext
   .addr ext
              wen Ext
  .ren_ext (ren_ext
.wdata ext(wdata ext
  .rdata_ext(rdata_ext
          ext wires are only for the testbench (do not change).
  IF_ID Pipeline register for instruction signal
   \overline{DATA} \overline{W(32)} // width of the forwarded signal
)signal pipe IF ID(
   .arst n
             arst n
   .din
             enable
   .dout
                                        The IF ID Pipeline Register.
                                  19:15]), // Wiring component
                                 24:20]), // to appropriate stage
   .wdata
   .rdata 1
   .rdata<sup>-2</sup>
       Tips:
                Be careful with each register's DATA_WIDTH.
                Always define the signal before usage in coding.
```



Refer to the 5-stage pipeline to implement step by step.

```
EXAMPLE
```

```
31:0] instruction, instruction_IF_ID, instruction_MEM_WB;
                                            Sample Code Snippet
 instruction memory(
.clk (clk
   .addr
               current pc
               1'b1
               32 bo
   .wdata
   .rdata
                                    Wiring component
to appropriate stage
              addr ext
               wen Ext
  .ren_ext (ren_ext
.wdata ext(wdata ext
   .rdata_ext(rdata_ext
                * ext wires are only for the cpu tb.v initialization.
// IF ID Pipeline register for instruction signal
               // width of the forwarded signal
signal pipe IF ID(
   .arst n
             arst n
   .din
             enable
   .en
   .dout
                                         The IF ID Pipeline Register.
  ID STAGE
register file #(
   .raddr<sup>-2</sup>
                                               / to appropriate stage
   .wdata
   .rdata 1
   .rdata<sup>-2</sup>
       Tips:
                Be careful with each register's DATA_WIDTH.
                Always put the signal definition before usage.
```

#### **Module instantiation**

1. The Template Definition

2. The Instance Declaration

```
// cpu.v
// reg arstn en.v
                                                                          Template Name
                                                reg_arstn en#(
module reg arstn en#(
                                                                          Parameterization
                                                  \rightarrow .DATA W(\frac{32}{})
parameter integer DATA W
                                = 20,
                                                 )signal pipe IF ID( •
parameter integer PRESET VAL = 0
                                                                          Instance Name
                                                    .clk (clk
   )(
                                                    .arst_n ! (arst_n
                                clk,
      input
                                                            (instruction
                                                    .din
      input
                                arst n,
                                                            (enable
      input
                                                    .en
                                en,
                                                             (instruction IF ID)
      input
              [ DATA W-1:0]
                                din,
                                                    .dout
      output [ DATA W-1:0]
                                dout
                                                     Port
                                                               Signal
);
                                                     Name
                                                               Connection
```

If you need a customized module, you should also follow this approach.

What should the final table be like?

Stage	IF	ID	EXE	MEM	WB
Data Path resources	IMEM	Control Unit	ALU	•••	•••
	PC	Register File	•••		

Pipe. Reg.	IF/ID	ID/EXE	EXE/MEM	MEM/WB
Signals	Instruction_IF_ID	ControlSignals_ID_EX		
	Updated_pc_IF_ID	RegFile_data_1_ID_EX		


These should be the wire names (instances) you choose in your design.

Use it as a checklist to save the debugging time!


#### Linting your code.

```
// IF STAGE BEGIN
// IF STAGE END
// IF_ID REG BEGIN
// IF_ID REG END
// ID STAGE BEGIN
// ID STAGE END
// ID_EX REG BEGIN
// ID_EX REG END
// EX STAGE BEGIN
// EX STAGE END
// EX_MEM REG BEGIN
// EX_MEM REG END
// MEM STAGE BEGIN
// MEM STAGE END
// MEM_WB REG BEGIN
// MEM_WB REG END
// WB STAGE BEGIN
// WB STAGE END
```

# Today's session: Pipelined processor w/ hazard



### Data Hazard Example



### Data Hazard Resolution

#### **MULT2**

```
# load operands
ld x8, 0(x0)
1d \times 9, 8(\times 0)
ld x10, 16(x0)
                                          add x23, x23, x19
ld x11, 24(x0)
ld x12, 32(x0)
1d \times 13, 40(\times 0)
ld x14, 48(x0)
                                          add x23, x23, x20
ld x15, 56(x0)
1d \times 16, 64(\times 0)
1d \times 17, 72(\times 0)
# multiplication
                                          add x23, x23, x21
mul x18, x8, x9
mul x19, x10, x11
                                                  x23 dependency
mul x20, x12, x13
mul x21, x14, x15
                                         add x23, x23, x22
mul x22, x16, x17
#sums
                                                  Pipeline clean up
addi x23, x0, 0
add x23, x23, x18
```


#### Software: Insert 'nop' to delay the pipeline.

#### **MULT3**


```
# load operands
ld x8, 0(x0)
                                                Pipeline clean up
1d \times 9, 8(\times 0)
1d \times 10, 16(\times 0)
                                                is still required!
ld x11, 24(x0)
1d \times 12, 32(x0)
1d \times 13, 40 \times (x0)
ld x14, 48(x0)
1d \times 15, 56(x0)
1d \times 16, 64(\times 0)
ld x17, 72(x0)
# multiplication
mul x18, x8,x9
mul x19, x10, x11
mul x20, x12, x13
mul x21, x14, x15
mul x22, x16, x17
#sums
addi x23, x0, 0
add x23, x23, x18
add x23, x23, x19
add x23, x23, x20
add x23, x23, x21
add x23, x23, x22
  Data Hazard resolved!
```

Hardware: forwarding mechanism required.


### Data Hazard Resolution: Hardware



### Data Hazard Resolution – MULT3



# Implementation: Forwarding unit



Refer to slide: Implementation Method

### Obj-2: mult3

- Pipelined processor with data hazard resolution
  - Implement a forwarding unit to resolve the data hazard
  - Run MULT3
  - Run backend flow
    - Synthesize
  - Complete the report


#### **MULT3**

```
# load operands
1d \times 8, 0(\times 0)
1d \times 9, 8(\times 0)
1d \times 10, 16(\times 0)
ld x11, 24(x0)
1d \times 12, 32(x0)
1d \times 13, 40(\times 0)
1d \times 14, 48(\times 0)
1d \times 15, 56(x0)
ld_x16, 64(x0)
ld x17, 72(x0)
# multiplication
mul x18, x8,x9
mul x19, x10, x11
mul x20, x12, x13
mul x21, x14, x15
mul x22, x16, x17
#sums
addi x23, x0, 0
add x23, x23, x18
add x23, x23, x19
add x23, x23, x20
add x23, x23, x21
add x23, x23, x22
```

### Note:

- Do not forget to update files\_verilog.f in /SIM folder, if you add new RTL source file, or change the RTL location.
- Please refer to the mux-2 to customize a mux-3, if needed.
- Do not forget to add/modify all the signal wires in the top cpu.v according to your new modules.

### Today's session: Backend flow



# Today's session: task summary

#### With session\_guide.pdf

- Study the RUN CYCLE-ACCURATE SIMULATION and RUN BACKEND FLOW
- Follow the TASKS TO BE DONE and fill in the report.docx

Copy-paste your finished /RTL/\*.v into the SOLUTION folders.

• Obj-1

→ RTL\_SOLUTION3\_pipeline\_basic\_MULT2

• Obj-2

→ RTL\_SOLUTION4\_pipeline\_hazard\_MULT3

- Note:
- 1. We use universal test patterns for fair grading.
- Do not modify cpu\_tb.v & sky130\_sram\_2rw.v
- 3. Do not modify \*mem\_content.txt