

Design of a General-Purpose Microprocessor Using Software and Hardware Components

Phase 1

EE577A - Final Project

Samuel Bruner
Ming Hsieh Department of Electrical
Engineering
University of Southern California
sbruner@usc.edu

Yulong Ding
Ming Hsieh Department of Electrical
Engineering
University of Southern California
yulongdi@usc.edu

Angsagan Abdigazy
Ming Hsieh Department of Electrical
Engineering
University of Southern California
abdigazy@usc.edu

Team 5
Yulong Ding 8456815156 - Front-end / Back-end Python Scripting
Samuel Bruner 3198542984 - Register File / System Integration
Angsagan Abdigazy 2509824628 - ALU

1. Python Scripting and Results

The Python script **project.py** combines the front-end instruction fetching/decoding and the back-end execution result verification in one script.

- **Front-end: Instruction Fetch and Decode**

The front-end of the script takes a text file **sample_instructions.txt** as input, which contains the instruction sequence to be executed in an assembly-style syntax (as given on the DEN Course Final Project page), and produces vector files that assert appropriate control signals with proper timing for simulating the processor hardware design in Cadence. Read-after-write data dependencies that arise within the given instruction sequence when executed by the 5-stage pipelined processor are detected by the front-end, and appropriate numbers of “no operation” instructions (NOP) are then inserted between dependent instructions to resolve the detected hazard and ensure correct execution results. Because the SRAM memory block of the processor requires asynchronous control signals to perform load and store operations, the front-end also generates a separate vector file **mem.vec** to control precharging, reading from and writing to the SRAM. All other control signals, data and address inputs are generated in the main vector file **cpu.vec**.

```

1 # Front-end: Instruction Fetch and Decode
2 fileIn = open('sample_instructions.txt', 'r')
3 fileOutCPU = open('cpu.vec', 'w')
4 fileOutMEM = open('mem.vec', 'w')
5 fileOutCPU.write('radix 1 1 1 3 3 ')
6 fileOutCPU.write('1 1 1 1 1 1 ')
7 fileOutCPU.write('1 1 1 4444 14\\n')
8 fileOutCPU.write('io i i i i i i i i i i i i i i i i\\n')
9 fileOutCPU.write('vname clk ~reset reg_write reg_dst<[2:0]> reg_src_1<[2:0]> reg_src_2<[2:0]> ')
10 fileOutCPU.write('and_en or_en add_en mul_en min_en shift_en right_shift ')
11 fileOutCPU.write('imm_op alu_load_sel loadi_sel data_in<[15:0]> addr<[4:0]>\\n')
12 fileOutCPU.write('tunit ns\\nslope 0.005\\nvih 1.0\\nvil 0.0\\n\\n')
13 fileOutMEM.write('radix 1 1 1 1\\n')
14 fileOutMEM.write('io i i i i\\n')
15 fileOutMEM.write('vname ~pre_en mem_write_en mem_read_en rowdec_en\\n')
16 fileOutMEM.write('tunit ns\\nslope 0.005\\nvih 1.0\\nvil 0.0\\n\\n')
17 destination = ['none', 'none', 'none']
18 instructionList = []
19 commandNum = 0
20 for line in fileIn:
21     line = line.replace('$', '')
22     line = line.replace('#', '')
23     line = line.upper()
24     instruction = line.split(' ')
25     if instruction == ['\\n']:
26         continue
27     commandNum += 1
28     instruction[-1] = instruction[-1].replace('\\n', '')
29     if instruction[0] == 'STOREI' or instruction[0] == 'STORE' or instruction[0] == 'LOAD':
30         for i in range(1, 3):
31             if len(instruction[i]) == 3 and instruction[i][-1] == 'H':
32                 instruction[i] = instruction[i].replace('H', '')
33             elif len(instruction[i]) == 6 and instruction[i][-1] == 'B':
34                 instruction[i] = '%x' % int(instruction[i].replace('B', ''), 2)
35             if len(instruction[i]) == 1:
36                 instruction[i] = '0' + instruction[i]
37         if instruction[0] == 'STOREI':
38             if len(instruction[1]) == 1:
39                 addrLSB = instruction[2][-1]
40                 if instruction[1] == '1':
41                     instruction.pop(1)
42                     instructionList.append(instruction)
43                     destination.pop(0)
44                     destination.append('none')
45                 elif instruction[1] == '2':
46                     if (addrLSB != '0' and addrLSB != '2' and addrLSB != '4' and addrLSB != '6'
47                         and addrLSB != '8' and addrLSB != 'A' and addrLSB != 'C' and addrLSB != 'E'):
48                         print('Error@01: Command ' + str(commandNum) + ' is not aligned properly.')
49                     continue
50                 else:
51                     instructionList.append(['STOREI', instruction[2], instruction[3]])
52                     instructionList.append(['STOREI', instruction[2][0] + chr(ord(addrLSB) + 1), instruction[4]])
53                     destination.pop(0)
54                     destination.pop(0)
55                     destination.append('none')
56                     destination.append('none')
57             elif instruction[1] == '4':
58                 if addrLSB != '0' and addrLSB != '4' and addrLSB != '8' and addrLSB != 'C':
59                     print('Error@01: Command ' + str(commandNum) + ' is not aligned properly.')
60                     continue
61                 else:
62                     instructionList.append(['STOREI', instruction[2], instruction[3]])
63                     instructionList.append(['STOREI', instruction[2][0] + chr(ord(addrLSB) + 1), instruction[4]])
64                     if addrLSB == '8':
65                         instructionList.append(['STOREI', instruction[2][0] + 'A', instruction[5]])
66                         instructionList.append(['STOREI', instruction[2][0] + 'B', instruction[6]])

```

```

else:
    instructionList.append(['STOREI', instruction[2][0] + chr(ord(addrLSB) + 2), instruction[5][0]])
    instructionList.append(['STOREI', instruction[2][0] + chr(ord(addrLSB) + 3), instruction[6][0]])
destination = ['none', 'none', 'none']

else:
    print('Error000: Command ' + str(commandNum) + ' has invalid burst length.')
    continue

else:
    instructionList.append(instruction)
    destination.pop(0)
    destination.append('none')

else:
    if instruction[0] != 'LOADI' and instruction[0] != 'LOAD' and instruction[0] != 'NOP':
        while instruction[2] in destination or (instruction[0] != 'STORE' and instruction[3] in destination):
            instructionList.append(['NOP'])
            destination.pop(0)
            destination.append('none')
    instructionList.append(instruction)
    destination.pop(0)
    if instruction[0] != 'STORE' and instruction[0] != 'NOP':
        destination.append(instruction[1])
    else:
        destination.append('none')

clkPeriod = 1
clk = '1'
reset_bar = '0'
reg_write = '0'
reg_dst = '0'
reg_src_1 = '0'
reg_src_2 = '0'
and_en = '0'
or_en = '0'
add_en = '0'
mul_en = '0'
min_en = '0'
shift_en = '0'
right_shift = '0'
imm_op = '0'
alu_load_sel = '0'
loadi_sel = '0'
data_in = '0000'
addr = '000'
fileOutCPU.write('0      ')
fileOutCPU.write(clk + ' ' + reset_bar + ' ' + reg_write + ' ' + reg_dst + ' ' + reg_src_1 + ' ' + reg_src_2 + ' ')
fileOutCPU.write(and_en + ' ' + or_en + ' ' + add_en + ' ' + mul_en + ' ' + min_en + ' ' + shift_en + ' ' + right_shift + ' ')
fileOutCPU.write(imm_op + ' ' + alu_load_sel + ' ' + loadi_sel + ' ' + data_in + ' ' + addr + '\n')
fileOutMEM.write('0 1 0 0 0\n')
reset_bar = '1'

for i in range(len(instructionList)):
    op = instructionList[i]
    if op[0] == 'STOREI' or op[0] == 'STORE' or op[0] == 'NOP':
        reg_write = '0'
    else:
        reg_write = '1'
        reg_dst = op[1]
    if op[0] == 'STOREI' and op[0] != 'STORE' and op[0] != 'LOADI' and op[0] != 'LOAD' and op[0] != 'NOP':
        reg_src_1 = op[2]
    if op[0] == 'STORE':
        reg_src_2 = op[2]
    elif op[0] == 'AND' or op[0] == 'OR' or op[0] == 'ADD' or op[0] == 'MUL' or op[0] == 'MIN':
        reg_src_2 = op[3]
    if op[0] == 'ANDI' or op[0] == 'AND':
        and_en = '1'
    else:
        and_en = '0'
    if op[0] == 'ORI' or op[0] == 'OR':
        and_en = '0'

```

- **Back-end: Automated Result Verification**

The back-end of the script simulates the execution result of the given sequence by the pipelined processor and produces a text file **golden_results.txt** to show the final contents of the Register File and the SRAM after executing the entire sequence. By comparing the Cadence simulation results with the golden results generated by the back-end script, the correct functionality of the processor hardware design can be verified. Note that the back-end has been implemented to simulate exactly the behavior of the hardware, such as overflow in 16-bit signed addition, sign-extending the 10-bit product of the lower 5-bit signed multiplication, performing arithmetic (signed) bit shifts, etc.

```

226 # Back-end: Automated Result Verification
227 def signed(value, bits):
228     if value & (1 << (bits - 1)):
229         value = value - (1 << bits)
230     return value
231 def unsigned(value, bits):
232     if value < 0:
233         value = value + (1 << bits)
234     return value
235 fileOutGolden = open('golden_results.txt', 'w')
236 SRAM = {}
237 RF = {}
238 for instruction in instructionList:
239     if instruction[0] == 'STORE':
240         SRAM[instruction[1]] = int(instruction[2], 16)
241     elif instruction[0] == 'LOAD':
242         RF[instruction[1]] = int(instruction[2], 16)
243     elif instruction[0] == 'STOREI':
244         if instruction[2] in RF.keys():
245             SRAM[instruction[1]] = RF[instruction[2]]
246     elif instruction[0] == 'LOADI':
247         if instruction[2] in SRAM.keys():
248             RF[instruction[1]] = SRAM[instruction[2]]
249     elif instruction[0] == 'AND':
250         if instruction[2] in RF.keys() and instruction[3] in RF.keys():
251             RF[instruction[1]] = RF[instruction[2]] & RF[instruction[3]]
252     elif instruction[0] == 'ANDT':
253         if instruction[2] in RF.keys():
254             RF[instruction[1]] = RF[instruction[2]] & int(instruction[3], 16)
255     elif instruction[0] == 'OR':
256         if instruction[2] in RF.keys() and instruction[3] in RF.keys():
257             RF[instruction[1]] = RF[instruction[2]] | RF[instruction[3]]
258     elif instruction[0] == 'ORT':
259         if instruction[2] in RF.keys():
260             RF[instruction[1]] = RF[instruction[2]] | int(instruction[3], 16)
261     elif instruction[0] == 'ADD':
262         if instruction[2] in RF.keys() and instruction[3] in RF.keys():
263             result = RF[instruction[2]] + RF[instruction[3]]
264             result_hex = hex(result).replace('0x', '')
265             if len(result_hex) > 4:
266                 result_hex = result_hex[1:]
267             result = int(result_hex, 16)
268             RF[instruction[1]] = result
269     elif instruction[0] == 'ADDT':
270         if instruction[2] in RF.keys():
271             result = RF[instruction[2]] + int(instruction[3], 16)
272             result_hex = hex(result).replace('0x', '')
273             if len(result_hex) > 4:
274                 result_hex = result_hex[1:]
275             result = int(result_hex, 16)
276             RF[instruction[1]] = result
277     elif instruction[0] == 'MUL':
278         if instruction[2] in RF.keys() and instruction[3] in RF.keys():
279             op1 = signed(int(bin(RF[instruction[2]]).replace('0b', '')[-5:], 2), 5)
280             op2 = signed(int(bin(RF[instruction[3]]).replace('0b', '')[-5:], 2), 5)
281             result = op1 * op2
282             RF[instruction[1]] = unsigned(result, 16)
283     elif instruction[0] == 'MULT':
284         if instruction[2] in RF.keys():
285             op1 = signed(int(bin(RF[instruction[2]]).replace('0b', '')[-5:], 2), 5)
286             op2 = signed(int(instruction[3], 16), 5)
287             result = op1 * op2
288             RF[instruction[1]] = unsigned(result, 16)
289     elif instruction[0] == 'MIN':
290         if instruction[2] in RF.keys() and instruction[3] in RF.keys():
291             if signed(RF[instruction[2]], 16) < signed(RF[instruction[3]], 16):
292                 RF[instruction[1]] = RF[instruction[2]]
293             else:
294                 RF[instruction[1]] = RF[instruction[3]]
295     elif instruction[0] == 'MINI':
296         if instruction[2] in RF.keys():
297             if signed(RF[instruction[2]], 16) < signed(int(instruction[3], 16), 16):
298                 RF[instruction[1]] = RF[instruction[2]]
299             else:
300                 RF[instruction[1]] = int(instruction[3], 16)
301     elif instruction[0] == 'SFL':
302         if instruction[2] in RF.keys():
303             result = RF[instruction[2]] << int(instruction[3], 16)
304             result_hex = hex(result).replace('0x', '')
305             if len(result_hex) > 4:
306                 result_hex = result_hex[-4:]
307             result = int(result_hex, 16)
308             RF[instruction[1]] = result
309     elif instruction[0] == 'SFR':
310         if instruction[2] in RF.keys():
311             RF[instruction[1]] = unsigned(signed(RF[instruction[2]], 16) >> int(instruction[3], 16), 16)
312 fileOutGolden.write('Register File - Final Content:\n')
313 for key in sorted(RF):
314     fileOutGolden.write('$' + key + ': ')
315     content_hex = hex(RF[key]).replace('0x', '')
316     while len(content_hex) < 4:
317         content_hex = '0' + content_hex
318     fileOutGolden.write(content_hex.upper() + '\n')
319 fileOutGolden.write('\nSRAM - Final Content:\n')
320 for key in sorted(SRAM):
321     fileOutGolden.write(key + 'H: ')
322     content_hex = hex(SRAM[key]).replace('0x', '')
323     while len(content_hex) < 4:
324         content_hex = '0' + content_hex
325     fileOutGolden.write(content_hex.upper() + '\n')
326 fileOutGolden.close()
327

```

- Front-end generated Cadence vector file: **cpu.vec**

67 ; NOP
68 14.5 0 1 0 6 3 5 0 0 0 0 0 0 0 0 1 0 0 00FE 00
69 15 1 1 0 6 3 5 0 0 0 0 0 0 0 0 1 0 0 00FE 00
70
71 ; STORE 01 6
72 15.5 0 1 0 6 3 6 0 0 0 0 0 0 0 0 0 0 0 00FE 01
73 16 1 1 0 6 3 6 0 0 0 0 0 0 0 0 0 0 0 00FE 01
74
75 ; SFL 5 3 0002
76 16.5 0 1 1 5 3 6 0 0 0 0 0 0 1 0 1 0 0 0002 01
77 17 1 1 1 5 3 6 0 0 0 0 0 0 1 0 1 0 0 0002 01
78
79 ; OR 6 2 4
80 17.5 0 1 1 6 2 4 0 1 0 0 0 0 0 0 0 0 0 0002 01
81 18 1 1 1 6 2 4 0 1 0 0 0 0 0 0 0 0 0 0002 01
82
83 ; NOP
84 18.5 0 1 0 6 2 4 0 0 0 0 0 0 0 0 1 0 0 0002 01
85 19 1 1 0 6 2 4 0 0 0 0 0 0 0 0 1 0 0 0002 01
86
87 ; NOP
88 19.5 0 1 0 6 2 4 0 0 0 0 0 0 0 0 1 0 0 0002 01
89 20 1 1 0 6 2 4 0 0 0 0 0 0 0 0 1 0 0 0002 01
90
91 ; AND 7 5 3
92 20.5 0 1 1 7 5 3 1 0 0 0 0 0 0 0 0 0 0 0002 01
93 21 1 1 1 7 5 3 1 0 0 0 0 0 0 0 0 0 0 0002 01
94
95 ; STORE 02 5
96 21.5 0 1 0 7 5 5 0 0 0 0 0 0 0 0 0 0 0 0002 02
97 22 1 1 0 7 5 5 0 0 0 0 0 0 0 0 0 0 0 0002 02
98
99 ; STORE 03 6
100 22.5 0 1 0 7 5 6 0 0 0 0 0 0 0 0 0 0 0 0002 03
101 23 1 1 0 7 5 6 0 0 0 0 0 0 0 0 0 0 0 0002 03
102
103 ; NOP
104 23.5 0 1 0 7 5 6 0 0 0 0 0 0 0 0 1 0 0 0002 03
105 24 1 1 0 7 5 6 0 0 0 0 0 0 0 0 1 0 0 0002 03
106
107 ; STORE 04 7
108 24.5 0 1 0 7 5 7 0 0 0 0 0 0 0 0 0 0 0 0002 04
109 25 1 1 0 7 5 7 0 0 0 0 0 0 0 0 0 0 0 0002 04
110
111 ; LOAD 0 00
112 25.5 0 1 1 0 5 7 0 0 0 0 0 0 0 0 0 1 0 0002 00
113 26 1 1 1 0 5 7 0 0 0 0 0 0 0 0 0 1 0 0002 00
114
115 ; LOAD 0 01
116 26.5 0 1 1 0 5 7 0 0 0 0 0 0 0 0 0 1 0 0002 01
117 27 1 1 1 0 5 7 0 0 0 0 0 0 0 0 0 1 0 0002 01
118
119 ; LOAD 0 02
120 27.5 0 1 1 0 5 7 0 0 0 0 0 0 0 0 0 1 0 0002 02
121 28 1 1 1 0 5 7 0 0 0 0 0 0 0 0 0 1 0 0002 02
122
123 ; LOAD 0 03
124 28.5 0 1 1 0 5 7 0 0 0 0 0 0 0 0 0 1 0 0002 03
125 29 1 1 1 0 5 7 0 0 0 0 0 0 0 0 0 1 0 0002 03
126
127 ; LOAD 0 04
128 29.5 0 1 1 0 5 7 0 0 0 0 0 0 0 0 0 1 0 0002 04
129 30 1 1 1 0 5 7 0 0 0 0 0 0 0 0 0 1 0 0002 04
130
131 ; END OF INSTRUCTION SEQUENCE
132 30.5 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000 00

- Front-end generated Cadence vector file: **mem.vec**

1 radix 1 1 1 1	65 ; STORE 02 5
2 io i i i	66 23 0 0 0 0
3 vname ~pre_en mem_write_en mem_read_en rowdec_en	67 23.1 1 1 0 1
4 tunit ns	68 23.8 1 0 0 0
5 slope 0.005	69
6 vih 1.0	70 ; STORE 03 6
7 vil 0.0	71 24 0 0 0 0
8	72 24.1 1 1 0 1
9 0 1 0 0 0	73 24.8 1 0 0 0
10 ; STOREI 0A 001F	74
11 2 0 0 0 0	75 ; STORE 04 7
12 2.1 1 1 0 1	76 26 0 0 0 0
13 2.8 1 0 0 0	77 26.1 1 1 0 1
14	78 26.8 1 0 0 0
15 ; STOREI 0B 0002	79
16 3 0 0 0 0	80 ; LOAD 0 00
17 3.1 1 1 0 1	81 27 0 0 0 0
18 3.8 1 0 0 0	82 27.1 1 0 0 1
19	83 27.6 1 0 1 0
20 ; STOREI 10 000F	84 27.9 1 0 0 0
21 4 0 0 0 0	85
22 4.1 1 1 0 1	86 ; LOAD 0 01
23 4.8 1 0 0 0	87 28 0 0 0 0
24	88 28.1 1 0 0 1
25 ; STOREI 11 00FE	89 28.6 1 0 1 0
26 5 0 0 0 0	90 28.9 1 0 0 0
27 5.1 1 1 0 1	91
28 5.8 1 0 0 0	92 ; LOAD 0 02
29	93 29 0 0 0 0
30 ; LOAD 1 0A	94 29.1 1 0 0 1
31 6 0 0 0 0	95 29.6 1 0 1 0
32 6.1 1 0 0 1	96 29.9 1 0 0 0
33 6.6 1 0 1 0	97
34 6.9 1 0 0 0	98 ; LOAD 0 03
35	99 30 0 0 0 0
36 ; LOAD 2 0B	100 30.1 1 0 0 1
37 7 0 0 0 0	101 30.6 1 0 1 0
38 7.1 1 0 0 1	102 30.9 1 0 0 0
39 7.6 1 0 1 0	103
40 7.9 1 0 0 0	104 ; LOAD 0 04
41	105 31 0 0 0 0
42 ; LOAD 3 10	106 31.1 1 0 0 1
43 8 0 0 0 0	107 31.6 1 0 1 0
44 8.1 1 0 0 1	108 31.9 1 0 0 0
45 8.6 1 0 1 0	109
46 8.9 1 0 0 0	
47	
48 ; LOAD 4 11	
49 9 0 0 0 0	
50 9.1 1 0 0 1	
51 9.6 1 0 1 0	
52 9.9 1 0 0 0	
53	
54 ; STORE 00 5	
55 15 0 0 0 0	
56 15.1 1 1 0 1	
57 15.8 1 0 0 0	
58	
59 ; STORE 01 6	
60 17 0 0 0 0	
61 17.1 1 1 0 1	
62 17.8 1 0 0 0	
63	
64	

- Back-end generated golden results: **golden_results.txt**


```

Register File - Final Content:
$0: 000C
$1: 001F
$2: 0002
$3: 000F
$4: 00FE
$5: 003C
$6: 00FE
$7: 000C

SRAM - Final Content:
00H: FFFE
01H: 010D
02H: 003C
03H: 00FE
04H: 000C
0AH: 001F
0BH: 0002
10H: 000F
11H: 00FE

```

- Final content in Register File after Cadence simulation on hardware top-level schematic






2. ID

- RF

According to the block diagram provided in the project description, the ID stage is divided into two parts. The front end python, as mentioned above, handles the decode portion while the register file is implemented in hardware. The following 3 schematics highlight the register file implementation. The register file memory is implemented using DFFs. There are 8 16 bit registers (\$0-\$7). The register file supports reading two registers simultaneously by multiplexing the register outputs and selecting a register with the respective source destination. Additionally, the register file supports an internally forwarding register file which is an optimization to save a NOP in phase 2. While


this is implemented in HW, our current python script does not support its verification. This functions by comparing the destination register with the respective source register. If these match and the reg_write signal is asserted, the RF will write this input data to the respective register while also outputting it to the respective RF output line. By default, there also exists a multiplexer on the register source 2 output to select between the register source 2 data or the immediate value for I-type instructions.






3. EX


- Bitwise AND




- Bitwise OR




- SFL/SFR





• ADD/MIN


Depending on the value of the input carry, this unit can function as an adder or a subtractor. Subtractor is used to find the minimum value of two inputs. Then, the MSB is used to select that minimum value. Since the multiplier is the bottleneck for the clock frequency, using a Carry Propagate Adder/Subtractor topology does not cause issues with the CPU speed.




- MUL

We split the multiplier into two blocks - one of them resides in EX and another in MEM stage, respectively. This approach allows us to boost the clock frequency significantly because the propagation delay of the single multiplier limits the maximum clock frequency that ensures a proper operation of the CPU. Since 5×5 multiplication gives 10 bits at the output, our configuration takes care of remaining $<15:10>$ bits by replicating the MSB of the original multiplication product.

Part 1



Part 2




- Whole EX block

4. MEM

An SRAM was directly adopted from the Lab2 assignment.

5. WB

The write back stage is a simple implementation. It selects between the 16bit data output of the MEM stage (either ALU or SRAM output) or an immediate 16bit value and passes this value to the data input of the register file to be written at reg_dst_wb if reg_write_wb is high.



6. System Integration

The following screenshots show the high level system integration block with each major module as well as a zoomed in detailed view of each pipeline stage.

