
aes_introut_0
AES_Interface_M_3_0
S_AXI
S_DataPort
S_RegMemPort
s_axi_aclk
s_axi_aresetn
m_axi_aclk
m_axi_aresetn
M_AXI
M_ReadWritePort
AES_Interface_M_3_v1.0
axi_bram_ctrl_0
S_AXI
s_axi_aclk
s_axi_aresetn
BRAM_PORTA
AXI BRAM Controller
blk_mem_gen_0
BRAM_PORTA
rsta_busy
Block Memory Generator
Resetn
Clock
ControlLogic_3_0
M_DataPort
M_RegMemPort
key[127:0]
IV[127:0]
H[127:0]
Susp[127:0]
DIN[127:0]
EnICore
mode[1:0]
chaining_mode[1:0]
GCMPhase[1:0]
aes_introut
S_ReadWritePort
S_ReadWritePort
S_WritePort_127
DOUT[127:0]
EnOCore
Clock
Resetn
RTL
ControlLogic_3_v1_0
AES_Core_0
Key[127:0]
IV[127:0]
H[127:0]
Susp[127:0]
din[127:0]
EnI
mode[1:0]
chaining_mode[1:0]
GCMPhase[1:0]
Clock
Resetn
M_WritePort_127
dOut[127:0]
EnO
RTL
AES_Core_v1_0