

## Módulo combinacional

Operação	Código de operação	Sinais de controle					
	$f_2f_1f_0$		$K_{CA}$	$K_{CB}$	$K_{m}$	$K_{dl}$	Cin
Soma	000	$ADD(A,B,c_in)$	0	0	00	00	C0
Subtração	001	ADD(A, B', 1)	0	1	00	00	1
Incremento	010	ADD(A, 0, 1)	0	dc	01	00	1
T. de Sinal	011	ADD(A', 0, 1)	1	dc	01	00	1
Mult. por 2	100	ADD(A <sub>dlcL</sub> , 0,0)	0	dc	01	01	0
Mult. por 3	101	ADD(A <sub>dlcL</sub> , A, 0)	dc	dc	10	01	0
Desloca R	110	$ADD(A_{dlcR}, 0,0)$	0	dc	01	10	0
Compl. de 1	111	ADD(A', 0,0)	1	dc	01	00	0

K <sub>CA</sub>	00	01	11	10
0	0	0	1	0
1	0	0	1	0

 $K_{CA} = f_1 f_0$ 

K <sub>CB</sub>	00	01	11	10
0	0	1	1	0
1	0	1	1	0

 $K_{CB} = f_0$ 

K <sub>M0</sub>	00	01	11	10
0	0	0	1	1
1	1	0	1	1

 $\mathbf{K}_{\mathsf{M}0} = \mathbf{f}_1 + \mathbf{f}_2 \mathbf{f}'_0$ 

K <sub>M1</sub>	00	01	11	10
0	0	0	0	0
1	0	1	0	0

K <sub>M1</sub>	=	f <sub>2</sub> f	¹₁f₀
VI		- 2 -	1 - U

K <sub>dl0</sub>	00	01	11	10
0	0	0	0	0
1	1	1	0	0

$$K_{dl0} = f_2 f'_1$$

K <sub>dl1</sub>	00	01	11	10
0	0	0	0	0
1	0	0	0	1

$$\mathbf{K}_{dl1} = \mathbf{f}_2 \mathbf{f}_1 \mathbf{f}'_0$$

Cin = 
$$f_2'f_0 + f_2'f_1 + f_2'f_1'f_0'C0$$

$$K_{CA} = f_2' f_1 f_0$$

$$K_{CB} = f_0$$

$$K_{M0} = f_1 + f_2 f_0$$

$$K_{M1} = f_2 f'_1 f_0$$

$$K_{d10} = f_2 f'_1$$

$$K_{d11} = f_2 f_1 f'_0$$

$$Cin = f_2' f_0 + f'_2 f_1 + f'_2 f'_1 f'_0 C0$$

## Mapeamento da Placa FPGA

Entradas					
Placa FPGA	Somador	ULA			
Т9	C_ini	VSW(3 DOWNTO 3)			
U8	f(2)	VSW(2 DOWNTO 2)			
U10	f(1)	VSW(1 DOWNTO 1)			
V8	f(0)	VSW(0 DOWNTO 0)			
E12	-	clock_50			

Saídas					
Placa FPGA	Somador	ULA			
R20	S(0)	LEDG(0)			
T19	S(1)	LEDG(1)			
U20	S(2)	LEDG(2)			
U19	S(3)	LEDG(3)			
V19	zero	LEDG(4)			
V20	negativo	LEDG(5)			
Y22	carry_out	LEDG(6)			
W21	overflow	LEDG(7)			