


Experiment 7

- Microprogrammed CPU Design
- Implement with VHDL
- Structural approach using lpm components

Part 2 – Week 2 Lab

- Testing the RAM
 - Implement code to read and write data from the RAM using the sequencer.
- Use `lpm_ram_dq` for the RAM
- `lpm_ram_dq` has separate address and data ports
- Address of RAM is connected to output of MAR
- Data of RAM is connected to output of MDR
- Output of RAM is connected to the input of MDR

RAM Connection




$MAR \leftarrow \text{address}$
 $MDR \leftarrow M[MAR]$
 $M[MAR] \leftarrow MDR$

Memory will always
output the content of
the location indicated
by the address port

Clock connection omitted

Part 2 - Microsequencer



Part 2

Create a project for lab7 with following code:

```
library ieee; use ieee.std_logic_1164.all;
library lpm; use lpm.lpm_components.all;
entity lab7Part2 is
port (clk, clear: in std_logic;
      useqEnOut: out std_logic;
      marData: in std_logic_vector(7 downto 0); -- connected to switches, input to MAR
      marSegHi, marSegLo, mdrSegHi, mdrSegLo: std_logic_vector(0 to 6); -- seven segment display
      ctrlSignals: out std_logic_vector(0 to 7)); -- control signals
end lab7Part2;
architecture structural of lab7 is
-- add component declaration of f25lab7_useq
-- add component declaration for seven-segment decoder

    signal useqEnable, useqClear: std_logic;
    signal uop: std_logic_vector(0 to 7);
    signal marLoad, mdrLoad, memWE: std_logic;
begin
    delay: lpm_counter generic map(lpm_width=>2) port map(clock=>clk, cout=>useqEnable);
    useqClear <= clear;
    useqEnOut <= useqEnable;
    labelG: for i in 0 to 7 generate
        ctrlSignals(i) <= uop(i) and useqEnable;
    end generate;
    marLoad <= uop(0) and useqEnable;
    mdrLoad <= uop(1) and useqEnable;
    memWE <= uop(2) and useqEnable;

    -- add port map statement of f25lab7_useq, use the uROm Test file in the next slide
    -- add mar, mdr registers and ram, seven-segment displays

end structural;
```

Part 2 – uROM Test File

```
-- uROM Test File Part 2
-- 8-bit control signals
```

```
WIDTH=17;
DEPTH=256;
ADDRESS_RADIX=HEX;
DATA_RADIX=BIN;
```

```
CONTENT BEGIN
```

```
  [0..FF]: 000000000000000000;
```

```
--      uop
```

```
--      01234567M01234567
```

```
00: 00000000000000001; -- control signal (cs) = 00000000, next address (na) = 0x01
01: 10000001000000010; -- cs = 10000001, na = 0x02, Load MAR from sw, MAR = 0x54
02: 01000010000000011; -- cs = 01000010, na = 0x03, MDR <- M[MAR], MDR = 0xFC
03: 10000011000000100; -- cs = 10000011, na = 0x04, Load MAR from sw, MAR = 0x55
04: 01000100000000101; -- cs = 01000100, na = 0x05, MDR <- M[MAR], MDR = 0xDD
05: 10000101000000110; -- cs = 10000101, na = 0x06, Load MAR from sw, MAR = 0x56
06: 00100110000000111; -- cs = 00100110, na = 0x07, M[MAR] <- MDR
07: 10000111000001000; -- cs = 10000111, na = 0x08, Load MAR from sw, MAR = 0x54
08: 01001000000001001; -- cs = 01001000, na = 0x09, MDR <- M[MAR], MDR = 0xFC
09: 10001001000001010; -- cs = 10001001, na = 0x0A, Load MAR from sw, MAR = 0x56
0A: 01001010000000000; -- cs = 01001010, na = 0x00, MDR <- M[MAR], MDR = 0xDD
```

```
END;
```

control signal

mux select

next address

Part 2 – RAM File

```
-- RAM Test File Part 2
--
```

```
WIDTH=8;
DEPTH=256;
ADDRESS_RADIX=HEX;
DATA_RADIX=HEX;
```

```
CONTENT BEGIN
```


```
    [0..FF]: 0;
```

```
    54: FC;
```


```
    55: DD;
```

```
    56: AA;
```

```
END;
```



- Assign
 - $\text{clk} = \text{key3}$, $\text{clear} = \text{sw0}$, $\text{useqEnOut} = \text{ledg7}$
 - $\text{ctrlSignals}(0) = \text{ledr7}$, $\text{ctrlSignals}(1) = \text{ledr6}$, ..., $\text{ctrlSignals}(7) = \text{ledr0}$
 - $\text{marData}(7-0) = \text{sw17-sw10}$
 - $\text{marSegLo} = \text{hex0}$, $\text{marSegHi} = \text{hex1}$
 - $\text{mdrSegLo} = \text{hex2}$, $\text{mdrSegHi} = \text{hex3}$
- You should see




Part 2 – uROM Test Results

- uop(0) = marLoad, uop(1) = drLoad, uop(2) = memWE
- uop(0-2) = "100" – load switch value (marData) into MAI
- uop(0-2) = "010" – MDR \leftarrow M[MAR], memory read
- uop(0-2) = "001" – M[MAR] \leftarrow MDR, memory write

The operation of the uROM test file:

```
--      uop
--      01234567M01234567
00: 0000000000000001; -- control signal (cs) = 000
01: 1000000100000010; -- cs = 10000001, na = 0x02,
02: 0100001000000011; -- cs = 01000010, na = 0x03,
03: 10000011000000100; -- cs = 10000011, na = 0x04,
04: 01000100000000101; -- cs = 01000100, na = 0x05,
05: 10000101000000110; -- cs = 10000101, na = 0x06,
06: 00100110000000111; -- cs = 00100110, na = 0x07,
07: 10000111000001000; -- cs = 10000111, na = 0x08,
08: 01001000000001001; -- cs = 01001000, na = 0x09,
09: 10001001000001010; -- cs = 10001001, na = 0x0A,
0A: 01001010000000000; -- cs = 01001010, na = 0x00,
```

uROM address	Micro operations	With RAM test file and simulation file	
01	MAR \leftarrow switch values (0x54)	MAR = 0x54	
02	MDR \leftarrow M[MAR]	MDR = 0xFC	Read data from RAM location 0x54
03	MAR \leftarrow switch values (0x55)	MAR = 0x55	
04	MDR \leftarrow M[MAR]	MDR = 0xDD	Read data from RAM location 0x55
05	MAR \leftarrow switch values (0x56)	MAR = 0x56	
06	M[MAR] \leftarrow MDR	MDR = 0xDD	Write 0xDD into RAM location 0x56
07	MAR \leftarrow switch values (0x54)	MAR = 0x54	Read data from RAM location 0x54
08	M[MAR] \leftarrow MDR	MDR = 0xFC	
09	MAR \leftarrow switch values (0x56)	MAR = 0x56	Read data from RAM location 0x56
0A	M[MAR] \leftarrow MDR	MDR = 0xDD	




Assignments

- Week 2. Testing the RAM
 - Implement code to read and write data from the RAM using the sequencer.
- Develop a block diagram for the CPU design. Submit your design at the end of the lab. You can use tools like draw.io or visio

Block Diagram Design


- Look at the set of RTL statements and group them according to destination

1. $\text{Reg_C} \leftarrow \text{Reg_A}$
2. $\text{Reg_C} \leftarrow \text{Reg_B}$




Control Signals

- mux_A_sel
- reg_C_load



Microcode

- $\text{Reg_C} \leftarrow \text{Reg_A}$
 - $\text{mux_A_sel} = 0$
 - $\text{reg_C_load} = 1$
- $\text{Reg_C} \leftarrow \text{Reg_B}$
 - $\text{mux_A_sel} = 1$
 - $\text{reg_C_load} = 1$




$R0 \leftarrow MDR$

$R0 \leftarrow R1$

$R0 \leftarrow R1$ if $IR(0) = 0$


	mux_A_sel	R0_cond	R0_load
$R0 \leftarrow MDR$	1	0	1
$R0 \leftarrow R1$	0	0	1
$R0 \leftarrow R1$ if $IR(0) = 0$	0	1	0



$R0_enable = (R0_cond \text{ and not } IR(0)) \text{ or } R0_load$

$R0 \leftarrow \text{MDR if } IR(0) = 0, R1 \leftarrow \text{MDR if } IR(0) = 1$

	R01_cond	mux_A_sel	mux_A_sel
$R0 \leftarrow \text{MDR if } IR(0) = 0,$ $R1 \leftarrow \text{MDR if } IR(0) = 1$	1	1	1




$R0_enable = (R01_cond \text{ and not } IR(0)) \text{ or } \dots$
 $R1_enable = (R01_cond \text{ and } IR(0)) \text{ or } \dots$

Conditional Jump – JUMPZ X

1. To make a “Jump”, you need to load the jump address into PC (by setting the load of PC to ‘1’)
2. For the conditional jump, the load of PC should be conditioned on Z
3. The uROM should have a JUMPZ and JUMP control signal to indicate which instruction is active

$$pc_load \leq (JUMPZ \text{ and } Z) \text{ or } JUMP$$



JUMP X

JUMP1: MAR \leftarrow PC
JUMP2: MDR \leftarrow M[MAR]
JUMP3: PC \leftarrow MDR

JUMPZ X

JUMPZ1: MAR \leftarrow PC
JUMPZ2: MDR \leftarrow M[MAR], PC \leftarrow PC+1
JUMPZ3: PC \leftarrow MDR if Z = 1