
|  |
| --- |
| The University of British Columbia |
| Mini Project 1 |
| ELEC 301 – Electronic Circuits |

|  |
| --- |
| Bryan Zhang  69238335  10-6-2022 |



Contents

[Part I 2](#_Toc116078562)

[A. 2](#_Toc116078563)

[B. 5](#_Toc116078565)

[Part II 6](#_Toc116078566)

[A. 6](#_Toc116078567)

[B. 7](#_Toc116078570)

[Part III 9](#_Toc116078571)

[A. 9](#_Toc116078572)

[B. 11](#_Toc116078575)

[References 12](#_Toc116078582)

# Part I

## A.

The three-pole low-pass filter is to have a transfer function:

Using open circuit time constants, we can derive the equations for values of the capacitors:

The conditions of this circuit are . This means that when we are finding the equivalent resistance seen by a capacitor, we *short* any larger capacitors and open smaller ones. There are two and four resistors.

The midband gain for this circuit is and at the midband high frequency capacitors become open. So, at each of the 3 nodes there must be a voltage reduction of ½. The resistance values can then be calculated using voltage division.

Diagram, schematic

Description automatically generated

Now the capacitances can be calculated using open circuit time constants. After zeroing the independent sources and opening all other high frequency capacitors, this is the resulting circuit seen by .

A picture containing text, clock

Description automatically generated

When finding the equivalent circuit seen by we consider to be shorted and to be open.

Diagram, schematic

Description automatically generated

When finding the equivalent circuit seen by we consider and to be shorted.

Diagram

Description automatically generated

### AC simulation

This is the resulting circuit to be simulated.

Chart, schematic, box and whisker chart

Description automatically generated

The first plot shows the magnitude bode plot and the second plot shows the phase bode plot of the circuit (both plots simulated from 1 to 1GHz).





## B.

To check the result, we simulate a circuit with the exact desired transfer function. The first plot shows the magnitude bode plot and the second plot shows the phase bode plot both from 1Hz – 1GHz. We see that these plots are like the ones from part A.

Diagram

Description automatically generated





# Part II

## A.

Here is the simulated circuit along with its magnitude and phase bode plots from 10mHz to 1GHz.



Diagram, histogram

Description automatically generated with medium confidence



may be graphically identified by observing when the slope changes from 40dB/decade to 20dB/decade, which is at the point where the 40dB/decade tangent intercepts the 20dB/decade tangent. We can find the other poles using a similar method from 20dB/decade to 0dB/decade to -20dB/decade to -40dB/decade.

|  |  |
| --- | --- |
| Pole | Frequency |
|  | 8.750 Hz |
|  | 175.3 Hz |
|  | 2.989 MHz |
|  | 33.50 MHz |

## B.

To find the low-frequency 3-dB point from simulation, we can use the method from part A or simply use the cursors in the bode plot. The ‘c’ and ‘d’ cursors are horizontal. The ‘c’ cursor is set to the height of the midband, the ‘d’ cursor is set to 3dB below the ‘c’ cursor. The ‘a’ cursor is vertical, it is set to the point where the ‘d’ cursor intersects the bode plot. The x value of the ‘a’ cursor is then identified as the low-frequency 3-dB point. For example (plotted below) when , we see .



This process may be repeated for all values of to graphically identify

Now to estimate the low-frequency 3-dB points using the OC and SC time constants. Starting with finding . After zeroing the independent sources, opening all high frequency capacitors, and shorting we are left with the following circuit. remains constant when is changed.



To find we zero all independent sources, open all high frequency capacitors, and short . The following circuit results. will change whenever changes.



The low-frequency 3-dB point can be then calculated as

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
|  |  |  |  |  |  |
| (simulated) |  |  |  |  |  |
| (calculated) |  |  |  |  |  |
| Percentage error |  |  |  |  |  |

# Part III

## A.

Using Miller’s theorem and the method of OC and SC time constants, the mid band gain and location of all the poles of the circuit below will be calculated. ()



The first step is to simplify the circuit by applying Miller’s theorem to .

To find the midband gain the circuit is analyzed at the midband by shorting all low frequency capacitors and opening all high frequency capacitors, yielding the following circuit. is simply and the ratio of can be determined using voltage division.



Here is the circuit after being simplified through applying Miller’s theorem.



Now the poles of the circuit can be determined by analyzing the first and second stages separately. Starting with the first stage:



To find the independent sources are zeroed, and the high frequency capacitors are opened.

To find the independent sources are zeroed, and the low frequency capacitors are shorted.

Repeating the same process with the second stage of the circuit:



|  |  |
| --- | --- |
| Pole | Frequency |
|  | 151.6 Hz |
|  | 19.89 Hz |
|  | 8.112 MHz |
|  | 39.59 MHz |

Midband gain:

## B.

Location of the 3dB points may be calculated from the frequencies found in part A.

The original circuit is simulated from 10 mHz to 1 GHz for the magnitude and phase bode plots.

A picture containing chart

Description automatically generated



|  |  |
| --- | --- |
| Pole/Zero (simulated) | Graphically determined frequency |
|  | 20 Hz |
|  | 175 Hz |
|  | 7.9 MHz |
|  | 2.9 GHz |
|  | 9.1 GHz |

The only value that is significantly off from the calculated value is . The cursor method is used to determine the simulated 3dB points

|  |  |  |  |
| --- | --- | --- | --- |
| 3dB point | Calculated value | Simulated value | Percent error |
|  | 152.9 Hz | 159.0 Hz | 3.84% |
|  | 7.955 MHz | 6.289 MHz | 26.5% |

We see that although the second high frequency pole is very off, our calculated 3dB points are like the simulated ones. The reason that the second high frequency pole is off is because when applying miller’s theorem, it causes there to be a zero at zero instead of where it was in the simulation.

# References

1. ELEC 301 Course Notes
2. A. Sedra and K. Smith, "Microelectronic Circuits,"5 th (or higher) Ed., Oxford University Press, New York
3. CircuitMaker™ User’s Manual