Principle and Interface Techniques of Microcontroller

--8051 Microcontroller and Embedded Systems
Using Assembly and C

LI, Guang (李光) Prof. PhD, DIC, MIET WANG, You (王酉) PhD, MIET

杭州•浙江大学•2022

Chapter 5

Addressing Modes

Addressing Modes

The CPU can access data in various ways, which are called addressing modes

Immediate
Register
Direct
Register indirect
Indexed
Bit
Relative

Immediate Mode

The source operand is a constant

The immediate data must be preceded by the pound sign, "#". Can load information into any registers, including 16-bit DPTR register.

DPTR can also be accessed as two 8-bit registers, the high byte DPH and low byte DPL

MOV A, #25H ;load 25H into A

MOV R4, #62 ;load 62 into R4

MOV B, #40H ;load 40H into B

MOV DPTR, #4521H ;DPTR=4512H

MOV DPL, #21H ;This is the same

MOV DPH, #45H ;as above

Immediate Mode

We can use EQU directive to access immediate data

Count EQU 30

... ...

MOV R4,#COUNT;R4=1EH

MOV DPTR,#MYDATA;DPTR=200H

ORG 200H

MYDATA: DB "America"

We can also use immediate addressing mode to send data to 8051 ports

MOV P1, #55H

Register Addressing Mode

Use registers to hold the data to be manipulated

```
MOV A, RO ;copy contents of RO into A
MOV R2, A ;copy contents of A into R2
ADD A, R5 ;add contents of R5 to A
ADD A, R7 ;add contents of R7 to A
MOV R6, A ;save accumulator in R6
```

The source and destination registers must match in size

```
MOV DPTR, #25F5H
MOV R7, DPL
MOV R6, DPH
```

The movement of data between Rn registers is not allowed

MOV R4,R7 is invalid



Direct Addressing Mode

It is most often used the direct addressing mode to access RAM locations 30 – 7FH

The entire 128 bytes of RAM can be accessed.

The register bank locations are accessed by the register names.

MOV A, 4 MOV A, R4 Direct addressing mode

;is same as

;which means copy R4 into A

Register addressing mode

Contrast this with immediate addressing mode

There is no "#" sign in the operand

MOV R0, 40H MOV 56H, A ;save content of 40H in R0

;save content of A in 56H

Stack and Direct Addressing Mode

Only direct addressing mode is allowed for pushing or popping the stack

PUSH A is invalid

Pushing the accumulator onto the stack must be coded as PUSH 0E0H or PUSH ACC

Example 5-1

Show the code to push R5 and A onto the stack and then pop them back them into R2 and B, where B = A and R2 = R5 **Solution**:

PUSH 05 ;push R5 onto stack

PUSH 0E0H ;push register A onto stack

POP 0F0H ;pop top of stack into B

;now register B = register A

POP 02 ;pop top of stack into R2

;now R2=R6

Register Indirect Addressing Mode

A register is used as a pointer to the data

Only register R0 and R1 are used for this purpose

R2 – R7 cannot be used to hold the address of an operand located in RAM

When R0 and R1 hold the addresses of RAM locations, they must be preceded by the "@" sign

MOV A, @R0 ;move contents of RAM whose ;address is held by R0 into A MOV @R1, B ;move contents of B into RAM ;whose address is held by R1

Register Indirect Addressing Mode

Uses registers R0 or R1 for 8-bit address:

```
MOV PSW, \#0 ; use register bank 0 MOV R0, \#0x3C MOV @R0, \#3
```

Uses DPTR register for 16-bit addresses:

```
MOV DPTR, \#0\times9000 ; DPTR \leftarrow 9000H MOVX A, @DPTR ; A \leftarrow [9000H]
```

Note that 9000 is an address in external memory

Example 5-2

Write a program to copy the value 55H into RAM memory locations 40H to 41H using (a) direct addressing mode, (b) register indirect addressing mode without a loop, and (c) with a loop

Solution:

(a)	MOV A, #55H	;load A with value 55H
	MOV 40H,A	;copy A to RAM location 40H
	MOV 41H.A	;copy A to RAM location 41H

(b)

MOV A,#55H	;load A with value 55H
MOV R0,#40H	;load the pointer. R0=40H
MOV @R0,A	copy A to RAM R0 points to
INC R0	;increment pointer. Now R0=41h
MOV @R0,A	copy A to RAM R0 points to

(c)

AGAIN:

INC R0

MOV A,#55H	;A=55H
MOV R0,#40H	;load pointer.R0=40H,
MOV R2,#02	;load counter, R2=3
MOV @R0,A	;copy 55 to RAM R0 points to

;increment R0 pointer DJNZ R2, AGAIN ;loop until counter = zero



Register Indirect Addressing Mode

The advantage is that it makes accessing data dynamic rather than static as in direct addressing mode

Looping is not possible in direct addressing mode

Example 5-4

Write a program to copy a block of 10 bytes of data from 35H to 60H

Solution:

MOV R0, #35H ;source pointer

MOV R1, #60H ;destination pointer

MOV R3, #10 ;counter

BACK: MOV A, @R0 ;get a byte from source

MOV @R1, A ;copy it to destination

INC R0 ;increment source pointer

INC R1 ;increment destination pointer

DJNZ R3,BACK ;keep doing for ten bytes

Indexed Addressing Mode and On-chip ROM Access

Indexed addressing mode is widely used in accessing data elements of look-up table entries located in the program ROM.

The instruction used for this purpose is

MOVC A, @ A+DPTR

Use instruction MOVC, "C" means code
The contents of A are added to the 16-bit register DPTR to
form the 16-bit address of the needed data

Example 5-5

In this program, assume that the word "USA" is burned into ROM locations starting at 200H. And that the program is burned into ROM locations starting at 0. Analyze how the program works and state where "USA" is stored after this program is run.

Solution:

DPTR=200H,

A = 55H

Here:

END

```
ORG 0000H
                                ;burn into ROM starting at 0
                                 ;DPTR=200H look-up table addr
         MOV DPTR,#200H
         CLR A
                                 ;clear A(A=0) DPTR=200H
         MOVC A,@A+DPTR
                                ;get the char from code space
         MOV RO, A
                                ;save it in R0
         INC DPTR
                                ;DPTR=201 point to next char
                                ;clear A(A=0)
         CLR A
         MOVC A, @A+DPTR
                                 ;get the next char
         MOV R1, A
                                ;save it in R1
         INC DPTR
                                ;DPTR=202 point to next char
                                ;clear A(A=0)
         CLR A
                                ;get the next char
         MOVC A, @A+DPTR
         MOV R2, A
                                ;save it in R2
        SJMP HERE
                                ;stay here
;Data is burned into code space starting at 200H
          ORG 200H
MYDATA: DB "USA"
```

;end of program

Look-up Table

The look-up table allows access to elements of a frequently used table with minimum operations.

Example 5-6

Write a program to get the x value from P1 and send x^2 to P2, continuously

Solution:

ORG 0

MOV DPTR, #300H ;LOAD TABLE ADDRESS

MOV A, #0FFH ;A=FF

MOV P1, A ;CONFIGURE P1 INPUT PORT

BACK: MOV A, P1 ;GET X

MOV A, @ A+DPTR ;GET X SQAURE FROM TABLE

MOV P2,A ;ISSUE IT TO P2

SJMP BACK ;KEEP DOING IT

ORG 300H

XSQR_TABLE:

DB 0,1,4,9,16,25,36,49,64,81

END

Indexed Addressing Mode and MOVX

➤ In many applications, the size of program code does not leave any room to share the 64K-byte code space with data

The 8051 has another 64K bytes of memory space set aside exclusively for data storage

This data memory space is referred to as external memory and it is accessed only by the MOVX instruction

The 8051 has a total of 128K bytes of memory space 64K bytes of code and 64K bytes of data.

The data space cannot be shared between code and data.

Bit Addressing

Many microprocessors allow program to access registers and I/O ports in byte size only However, in many applications we need to check a single bit

bit-addressable

➤ One unique and powerful feature of the 8051 is singlebit operation

Single-bit instructions allow the programmer to set, clear, move, and complement individual bits of a port, memory, or register It is registers, RAM, and I/O ports that need to be bit-addressable *ROM*, holding program code for execution, is not

> The bit-addressable RAM location are 20H to 2FH

These 16 bytes provide 128 bits of RAM bit-addressability, since

 $16 \times 8 = 128$ (0 to 127 (in decimal) or 00 to 7FH)

The first byte of internal RAM location 20H has bit address 0 to 7H


The last byte of 2FH has bit address 78H to 7FH

➤ Internal RAM locations 20-2FH are both byteaddressable and bit addressable

Bit address 00-7FH belong to RAM byte addresses 20-2FH

Bit address 80-F7H belong to SFR P0, P1, ...

byte in hex



30

2F

2E

2D

D7

7F

77

D6

7E

76

6E

D5

7D

75

6D

General purpose RAM

7C

74

6 C

D3

7B

73

6B

ZA.

72

6A

D0

78

70

68

79

71

69

➤ To avoid confusion regarding the addresses 00 – 7FH

The 128 bytes of RAM have the byte addresses of 00 – 7FH can be accessed in byte size using various addressing modes

(Direct and register-indirect)

The 16 bytes of RAM locations 20 – 2FH have bit address of 00 – 7FH

We can use only the single-bit instructions and these instructions use only direct addressing mode

Instructions that are used for signal-bit operations are as following

Instruction	Function
SETB bit	Set the bit (bit = 1)
CLR bit	Clear the bit (bit = 0)
CPL bit	Complement the bit (bit = NOT bit)
JB bit, target	Jump to target if bit = 1 (jump if bit)
JNB bit, target	Jump to target if bit = 0 (jump if no bit)
JBC bit, target	Jump to target if bit = 1, clear bit (jump if bit, then clear)
	Gamp ii bie, dien elear,

I/O Port Bit Addresses

While all of the SFR registers are byte addressable, some of them are also bit addressable

The P0 – P3 are bit addressable

- ➤ We can access either the entire 8 bits or any single bit of I/O ports P0, P1, P2, and P3 without altering the rest
- When accessing a port in a single-bit manner, we use the syntax SETB X.Y
- ☐ X is the port number P0, P1, P2, or P3
- □Y is the desired bit number from 0 to 7 for data bits D0 to D7
- □ex. SETB P1.5 sets bit 5 of port 1 high

I/O Port Bit Addresses

Notice that when code such as SETB P1.0 is assembled, it becomes SETB 90H

✓ The bit address for I/O ports

P0 are 80H to 87H

P1 are 90H to 97H

P2 are A0H to A7H

P3 are B0H to B7H

P0	P1	P2	P3	Port Bit
P0.0 (80)	P1.0 (90)	P2.0 (AO)	P3.0 (B0)	D0
P0.1	P1.1	P2.1	P3.1	D1
P0.2	P1.2	P2.2	P3.2	D2
P0.3	P1.3	P2.3	P3.3	D3
P0.4	P1.4	P2.4	P3.4	D4
P0.5	P1.5	P2.5	P3.5	D5
P0.6	P1.6	P2.6	P3.6	D6 💡
P0.7 (87)	P1.7 (97)	P2.7 (A7)	P3.7 (B7)	D7

Registers Bit-Addressability

- Bit addresses 80 F7H belong to SFR of P0, TCON, P1,SCON, P2, etc
- > Only registers A, B, PSW, IP, IE, ACC, SCON, and TCON are bit-addressable

While all I/O ports are bit-addressable

➤ In PSW register, two bits are set aside for the selection of the register banks

Upon RESET, bank 0 is selected

We can select any other banks using the bit-addressability of the PSW

RS1

RS0

OV

Example 5-8

Write a program to save the accumulator in R7 of bank 2.

AC.

CY.

Solution: CLR PSW.3 SETB PSW.4 MOV R7, A

Example 5-9

While there are instructions such as JNC and JC to check the carry flag bit (CY), there are no such instructions for the overflow flag bit (OV). How would you write code to check OV?

Solution:

JB PSW.2, TARGET ;jump if OV=1

Example 5-10

While a program to save the status of bit P1.7 on RAM address bit 05.

Solution:

MOV C,P1.7 MOV 05,C

Example 5-11

Write a program to see if the RAM location 37H contains an even value. If so, send it to P2. If not, make it even and then send it to P2.

Solution:

MOV A,37H ;load RAM 37H into ACC

JNB ACC.0,YES ;if D0 of ACC 0? If so jump

INC A ;it's odd, make it even

YES: MOV P2,A ;send it to P2



Example 5-12

The status of bits P1.2 and P1.3 of I/O port P1 must be saved before they are changed. Write a program to save the status of P1.2 in bit location 06 and the status of P1.3 in bit location 07 **Solution**:

CLR 06 ;clear bit addr. 06

CLR 07 ;clear bit addr. 07

JNB P1.2, OVER ; check P1.2, if 0 then jump

SETB 06; if P1.2=1, set bit 06 to 1

OVER: JNB P1.3, NEXT; check P1.3, if 0 then jump

SETB 07; if P1.3=1, set bit 07 to 1

NEXT: ...

Using BIT

The BIT directive is a widely used directive to assign the bit-addressable I/O and RAM locations

Example 5-14

Assume that bit P2.3 is an input and represents the condition of an oven. If it goes high, it means that the oven is hot. Monitor the bit continuously. Whenever it goes high, send a high-to-low pulse to port P1.5 to turn on a buzzer.

Solution:

OVEN_HOT BIT P2.3

BUZZER BIT P1.5

HERE: JNB OVEN_HOT,HERE ;keep monitoring

ACALL DELAY

CPL BUZZER ;sound the buzzer

ACALL DELAY

SJMP HERE

Using EQU

Use the EQU to assign addresses

Defined by names, like P1.7 or P2 Defined by addresses, like 97H or 0A0H

Example 5-24

A switch is connected to pin P1.7. Write a program to check the status of the switch and make the following decision.

(a) If SW = 0, send "0" to P2

(b) If SW = 1, send "1" to P2

Solution:

SW EQU P1.7

MYDATA EQU P2

HERE: MOV C,SW

JC OVER

MOV MYDATA,#'0'

SJMP HERE

OVER: MOV MYDATA,#'1'

SJMP HERE

END

SW EQU 97H MYDATA EQU 0A0H



Extra 128 Byte On-chip RAM in 8052

The 8052 has another 128 bytes of on-chip RAM with addresses 80 – FFH

- ➤ It is often called upper memory
 Use indirect addressing mode, which uses R0 and R1 registers as pointers with values of 80H or higher
 - MOV @R0, A and MOV @R1, A
- ➤ The same address space assigned to the SFRs

 Use direct addressing mode
 - MOV 90H, #55H is the same as MOV P1, #55H

MOV 指令集

类别

数据传送类

今期

注意:字节数、周期

MOV A, Rn

MOV A, direct

MOV direct, #data

MOV @Ri, #data

MOV Rn, direct

MOV DPTR, #data16

MOVX A, @Ri

MOVX A, @DPTR

MOVC A, @A+DPTR

51指令速查表			
	指令格式 功能简述	字 数	节 周<!--</td-->
	MOV A, Rn 寄存器送	累加器 1	1
	MOV Ran A 累加器送器	寄存器 1	1
	MOV A, @Ri 内部RAM ⁱ	单元送累加器 1	1
	MOV のRi, A 累加器送「	内部 RAM 单元 1	1
	MDV A, #data 立即数送夠	累加器 2	1
	MOV A, direct 直接寻址 ⁹	单元送累加器 2	1
	MOV direct, A 累加器送]	直接寻址单元 2	1
	MOV Rm.#data 立即数送器	寄存器 2	1
	MOV direct, #data立即数送]	直接寻址单元 3	2
	MDV のRi, #data 立即数送[内部 RAM 单元 2	1
	MOV direct, Rn 寄存器送]	直接寻址单元 2	2
	MOV Rn, direct 直接寻址 ⁹	单元送寄存器 2	2
传送类指	MOV direct, @Ri 内部RAM®	单元送直接寻址单元 2	2
	MDV のRi, direct 直接寻址st	单元送内部 RAM 单元 2	2
	MOV direct2,direct1直接寻址的	单元送直接寻址单元 3	2
	MOV DPTR, #data16 16位立即	数送数据指针 3	2
	1111 1111	单元送累加器(8位地	2
	MOVX のRi, A 累加器送外 址)	小部 RAM 单元 (8 位地 ₁	2
3	MOVX A, @ DPTR	单元送累加器(16位 1	2
	MOVX のDPTR, A 累加器送外 地址)	小部 RAM 单元 (16位 1	2
	MOVC A, @ A+DPTR 並表数据i 址)	送累加器 (DPTR 为基 1	2
		美累加器 (PC 为基址) 1	2
(Shows)	SALESTIE SON _ CORP. STEEL	Complete Comment	Con Con

THANK YOU!!