

Chapter 1.6-11 Review of Logic Design Fundamentals

Version: 2023/11/15

	Contents
1.1	Combinational Logic (组合逻辑)
1.2	Boolean Algebra and Algebra Simplification
1.3	Karnaugh Maps
1.4	Designing with NAND and NOR Gates
1.5	Hazards in Combinational Circuits
1.6	Flip-Flops and Latches
1.7	Mealy Sequential Circuit Design
1.8	Moore Sequential Circuit Design
1.9	Equivalent States and Reduction of State Tables
1.10	Sequential Circuit Timing


1.6 Flip-Flops and Latches (触发器和锁存器)

- ➤ Latches and flip-flops are the basic elements for storing information
- > One latch or flip-flop can store one bit of information

	Difference
Latch (锁存器)	The outputs are constantly affected by their inputs as long as the enable signal is asserted, i.e., when they are enabled, their content changes immediately when their inputs change
Flip-flop (触发器)	Their content change only either at the rising or failing edge of the enable signal. This enable signal is usually the controlling clock signal. After the rising or falling edge of the clock, the flip-flop content remains constant even if the input changes


1.6 Flip-Flops and Latches

(触发器和锁存器)



1.6 Flip-Flops and Latches

Clocked D flip-flop (时钟D触发器)




D	Q	Q ⁺
0	0	0
0	1	0
1	0	1
1	1	1

Q+: the next state of Q after the active edge of the clock

This D flip-flop changes state in response to the rising edge of the clock input

$$Q^+ = D$$


The next state of Q is equal to the D input before the rising edge



J	K	Q+
0	0	Q
0	1	0
1	0	1
1	1	Q'

All state changes occur following the falling edge of the clock input


下降沿海发





J	K	Q	Q ⁺
0 0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0


JK Ql	00	01	11	10	
0	0	0	1	1	JQ'
1 (1	0	0	1	<mark>←</mark> K'Q

$$Q^+ = JQ' + K'Q$$











Clocked T flip-flop







$$Q^{\dagger} = QT' + Q'T = Q \oplus T$$


1.6 Flip-Flops and Latches


(触发器和锁存器)







S	R	Q	Q ⁺
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	_
1	1	1	












S	R	Q	Q ⁺
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	_
1	1	1	_
		·	



S	R	Q	Q ⁺
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	_
1	1	1	_






S	R	Q	Q ⁺
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	_
1	1	1	

\SR Q\	00	01	11	10	
0	0	0	X	1	 s
1	1	0	X	1	← R'Q

For S-R latch, S and R are not allowed to be 1 at the same time




$$Q^+ = S + R'Q$$


Q+: the state after any input changes have propagated to Q

Gated D latch (门控D锁存器)

G	Q+
1	D
0	Q




G	D	Q	Q ⁺
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1



Q+ = GD + G'Q


Gated D latch (门控D锁存器)



Gated D latch (门控D锁存器)

\GD Q\	00	01	11	10
0	0	0	1	0
1	1	1	1	0


$$Q+ = GD + G'Q + DQ$$




	Contents
1.1	Combinational Logic (组合逻辑)
1.2	Boolean Algebra and Algebra Simplification
1.3	Karnaugh Maps
1.4	Designing with NAND and NOR Gates
1.5	Hazards in Combinational Circuits
1.6	Flip-Flops and Latches
1.7	Mealy Sequential Circuit Design
1.8	Moore Sequential Circuit Design
1.9	Equivalent States and Reduction of State Tables
1.10	Sequential Circuit Timing
1.11	Tristate Logic and Busses

Sequential circuits


Circuits	The outputs depend on
Mealy circuit	The present stateThe present inputs
Moore circuit	Only the present state




1.7 Mealy Sequential Circuit Design



- 1. Inputs X change to a new value
- 2. After a delay, the Z outputs and next state appear at the output of the combinational circuit
- 3. The next state is clocked into state register and the state changes






Input	X = 0 0 1 1 0 1 1 0 0 1 0 1 0 1 0 0
Output	Z = 0 0 0 0 0 1 0 0 0 0 0 1 0 1 0 0

X = 0011011001010100...

 $Z = 0 0 0 0 0 1 0 0 0 0 1 0 1 0 0 \dots$

State graph



Present	Next	State	Present Output	
State	X=0	X=1	X=0	X=1
S0	S0	S1	0	0
S1	S2	S1	0	0
S2	S0	S1	0	1

State Table for Sequence Detector

Present State	Next	State	Present Output	
State	X=0	X=1	X=0	X=1
S0	S0	S1	0	0
S1	S2	S1	0	0
S2	S0	S1	0	1



Two flip-flops A and B are used to represent all states (encoded state assignment)

AD	A+B+		Z	
AB	X=0	X=1	X=0	X=1
00	00	01	0	0
01	10	01	0	0
10	00	01	0	1

AD	A+B+		Z	
AB	X=0	X=1	X=0	X=1
00	00	01	0	0
01	10	01	0	0
10	00	01	0	1

K-Maps for Next States (A+B+) and Output (Z) of Sequence Detector

AB\X	0	1
00	0	0
01	1	0
11	X	X
10	0	0


AB\X	0	1
00	0	1
01	0	1
11	X	X
10	0	1

AB\X	0	1
00	0	0
01	0	0
11	X	X
10	0	1

$$A^+ = X'B$$

$$B^+ = X$$


$$Z = XA$$




1.7.2 Mealy machine design example 2: BCD to excess-3 code converter

Decimal	BCD				Excess-3
	8	4	2	1	BCD + 0011
0	0	0	0	0 +0011	0 0 1 1
1	0	0	0	1	0 1 0 0
2	0	0	1	0	0 1 0 1
3	0	0	1	1	0 1 1 0
4	0	1	0	0	0 1 1 1
5	0	1	0	1	1 0 0 0
6	0	1	1	0	1 0 0 1
7	0	1	1	1	1 0 1 0
8	1	0	0	0	1 0 1 1
9	1	0	0	1	1 1 0 0

1.7.2 Mealy machine design example: BCD to excess-3 code converter





1.7.2 Mealy machine design example 2: BCD to excess-3 code converter





1.7.2 Mealy machine design example 2: BCD to excess-3 code converter


1.7.2 Mealy machine design example: BCD to excess-3 code converter
























An example: BCD to excess-3 code converter



Encoded state assignment: 3 flip-flops

An example: BCD to excess-3 code converter

	l N	S	1 2	Z
PS	X = 0	X = 1	X = 0	X = 1
S0 S1 S2 S3 S4 S5 S6	S1 S3 S4 S5 S5 S0 S0	S2 S4 S4 S5 S6 S0	1 0 0 1 0	0 0 1 1 0 1

(b) State Table

	$Q_1Q_2Q_3$
S0	000
S1	001
S2	010
S3	011
S 4	100
S5	101
S6	110

? Better state assignment

Guidelines

I. States which have the same next state (NS) for a given input should be given adjacent assignments

(1,2)(3,4)(5,6)

	l N	S	1 2	<u> </u>
PS	X = 0	X = 1	X = 0	X = 1
S0	S 1	S2	1	0
S1 S2		S4	1	0
S2		S4 S5 S6	0	1
S3 S4	S5	S5	0	1
	S5	S6	1	0
S5	S0	S0	0	1
S6	S0	_	1	_

In the X=1 column:

> S1 & S2 have NS S4

In the X=0 column:

- > S3 & S4 have NS S5
- > S5 & S6 have NS S0

Guidelines	
I. States which have the same next state (NS) for a given input should be given adjacent assignments	(1,2) (3,4) (5,6)
II. States that are the next states of the same state should be given adjacent assignments	(1,2) (3,4) (5,6)

	ı N	S	Z	<u> </u>	
PS	X = 0	X = 1	X = 0	X = 1	
S0 S1 S2 S3 S4 S5 S6	\$1 \$3 \$4 \$5 \$5 \$0 \$0	\$2 \$4 \$5 \$6 \$0 -	1 0 0 1 0	0 0 1 1 0 1	 S1 & S2 are NS of S0 S3 & S4 are NS of S1 S5 & S6 are NS of S4

Guidelines	
I. States which have the same next state (NS) for a given input should be given adjacent assignments	(1,2) (3,4) (5,6)
II. States that are the next states of the same state should be given adjacent assignments	(1,2) (3,4) (5,6)
III. States that have the same output for a given input should be given adjacent assignments	(0,1,4,6)

	ı N	S	7	<u> </u>
PS	X = 0	X = 1	X = 0	X = 1
S0 S1			1	0
S2 S3	S4 S5	S4 S5	0 0	1 1
S4 S5	S0	S0	1 0	<u>0</u> 1
S6			1	_

Guidelines	
I. States which have the same next state (NS) for a given input should be given adjacent assignments	(1,2) (3,4) (5,6)
II. States that are the next states of the same state should be given adjacent assignments	(1,2) (3,4) (5,6)
III. States that have the same output for a given input should be given adjacent assignments	(0,1,4,6) (2,3,5)

		l N	S	2	Z
PS	3	X = 0	X = 1	X = 0	X = 1
S	0 1	S1 S3	S2 S4	1	0
S	2			0	1
S	4	S5	S6	1	0
S		S0	_	1	1
	_	30		•	


Guidelines	
I. States which have the same next state (NS) for a given input should be given adjacent assignments	(1,2) (3,4) (5,6)
II. States that are the next states of the same state should be given adjacent assignments	(1,2) (3,4) (5,6)
III. States that have the same output for a given input should be given adjacent assignments	(0,1,4,6) (2,3,5)

	ı N	S	1 2	Z		\Q1	_		
PS	X = 0	X = 1	X = 0	X = 1		Q2 Q3 \ 00	0 S0	51	
S0 S1	S1 S3	S2 S4	1	0		01	-	S2	
S2 S3	S4 S5	S4 S5	0	1	State Assignment Map	11	S 5	S3	
S4 S5	S5 S0	S6 S0	1 0	0 1		10	\vdash	S 4	
S6	S0	-	1					2.1	


Guidelines	
I. States which have the same next state (NS) for a given input should be given adjacent assignments	(1,2) (3,4) (5,6)
II. States that are the next states of the same state should be given adjacent assignments	(1,2) (3,4) (5,6)
III. States that have the same output for a given input should be given adjacent assignments	(0,1,4,6) (2,3,5)

	N	S		Z		Q1
PS	X = 0	X = 1	X = 0	X = 1		Q2 Q3 0 1 00 s0 s1
S0 S1	S1 S3	S2 S4	1	0	State Assimument Man	01 52
S1 S2 S3 S4	S4 S5	S4 S5	0	1	State Assignment Map	11 S5 S3
S4 S5 S6	S5 S0 S0	S6 S0 -	1 0 1	0 1 -		10 S6 S4

Transition table




		N	S	2	7
F	S	X=0	X=1	X=0	X=1
5	50	S1	S2	1	0
S	51	S3	S4	1	0
S	52	S4	S4	0	1
S	3	S5	S5	0	1
S	54	S5	S6	1	0
S	55	S0	S0	0	1
S	66	S0	-	1	-




Ζ

Karnaugh maps for code converter



Karnaugh maps for code converter




XQ ₁						
Q_2Q	!3\	00	01	11	10	
	00	0	1	ر	0	
	01	Х	1	1	Х	
	11	0	1	1	0	
	10	0	1	1	Х	
		D2	<u>2</u> = C	(2 ⁺ =	Q ₁	
`	XC	2 1				
Q ₂ Q		00	~ 4	4.4		
	3		01	11	10	
-	00	1	1	0	10 0	
-		1				
-	00	1	1		0	

 $Z = X'Q_3' + XQ_3$

Realization of code converter

$$D_1 = Q_1^+ = Q_2'$$
 $D_2 = Q_2^+ = Q_1$
 $D_3 = Q_3^+ = Q_1Q_2Q_3 + X'Q_1Q_3' + XQ_1'Q_2'$
 $Z = X'Q_3' + XQ_3$
 $3 D \text{ flip-flops are used}$
 $Q_2' - D - Q_1$
 $G_1 - G_3 - G_2$
 $G_1 - G_3 - G_4$
 $G_2 - G_4$
 $G_4 - G_5$
 $G_5 - G_6$
 $G_7 - Z_1$
 $G_1 - G_3 - G_4$
 $G_1 - G_3$
 $G_2 - G_4$
 $G_4 - G_5$
 $G_5 - G_6$
 $G_7 - Z_1$
 $G_7 - Z_2$
 $G_7 - Z_$

Without state assignment optimization



Without state assignment optimization


	N	S	Z	Z		
PS	X = 0	X = 1	X = 0	X = 1	1_	
\$0 \$1 \$2 \$3 \$4 \$5 \$6	S1 S3 S4 S5 S5 S0 S0	S2 S4 S4 S5 S6 S0	1 0 0 1 0	0 0 1 1 0 1		

Q1Q2	Q1+Q	2+Q3+	Z		
Q3	X = 0	X = 1	X = 0	X = 1	
000	001	010	1	0	
001	011	100	1	0	
010	100	100	0	1	
011	101	101	0	1	
100	101	110	1	0	
101	000	000	0	1	
110	000		1		


Without state assignment optimization

Q1Q	Q1+Q	2+Q3+	Z	
2Q3	X=0	X=1	X=0	X=1
000	001	010	1	0
001	011	100	1	0
010	100	100	0	1
011	101	101	0	1
100	101	110	1	0
101	000	000	0	1
110	000		1	

Q1'Q2




State assignment optimization (Comp.)



Using guidelines I~III tends to clump 1's together on the Karnaugh maps for the next state and output functions

	Contents
1.1	Combinational Logic (组合逻辑)
1.2	Boolean Algebra and Algebra Simplification
1.3	Karnaugh Maps
1.4	Designing with NAND and NOR Gates
1.5	Hazards in Combinational Circuits
1.6	Flip-Flops and Latches
1.7	Mealy Sequential Circuit Design
1.8	Moore Sequential Circuit Design
1.9	Equivalent States and Reduction of State Tables
1.10	Sequential Circuit Timing
1.11	Tristate Logic and Busses

Moore sequential machine




The output depends only on the present state


Moore machines are typically easier to design and debug

But often contain more states

Moore SM

1.8.1 Moore Machine Design Example 1: Sequence Detector







Moore state graph

1.8.1 Moore Machine Design Example 1: Sequence Detector

Mealy state graph




Moore state graph



Present State	Next S	State	Present Output		
	X=0	X=1	X=0	X=1	
S0	S0	S1	0	0	
S1	S2	S1	0	0	
S2	S0	S1	0	1	

Present State		nt	Next State			Present	
		•	X=0 X=1		Output		
	S0		S0	S1		0	
	S1		S2	S1		0	
	S2		S0	S3		0	
	S3		S2	S1		1	

1.8.1 Moore Machine Design Example 1: Sequence Detector




Moore state graph

Present	Next	Present	
State	X=0	X=1	Output (Z)
S0	S0	S1	0
S1	S2	S1	0
S2	S0	S3	0
S3	S2	S1	1




AD.	A +	Z	
AB	X=0	X=1	
00	00	01	0
01	11	01	0
11	00	10	0
10	11	01	1

1.8.2 An example: NRZ(非归零码) to Manchester code converter



NRZ (nonreturn-to-zero) code: each bit is transmitted for one bit time without any change


1.8.2 An example: NRZ(非归零码) to Manchester code converter



RZ (return-to-zero) code:


- ▶bit 0: transmitted as 0 for one full bit time
- ➤ bit 1: transmitted as 1 for the first half of the bit time and then the signal returns to 0 for the second half

1.8.2 An example: NRZ(非归零码) to Manchester code converter





Manchester code:


- ▶ bit 0: transmitted as 0 for the first half of the bit time and a 1 for the second half
- bit 1: transmitted as a 1 for the first half a 0 for the second half




If the NRZ bit is 0, it will be 0 for two CLK2 period, and if it is 1, it will be 1 for two CLK2 period










Moore circuits for code converter



(b) State Graph


Present	Next State		Present
State	X = 0	X = 1	Output (Z)
So	s ₁	S ₃	0
s_1	s_2	_	0
S ₂	s_1	s_3	1
s_3^-	•	s_0	1

(c) State table

Two don't cares correspond to input sequences that cannot occur

Timing for Moore circuits

- ➤ Note that the Manchester output is shifted one clock time w.r.t. the NRZ input
- This shift occurs because a Moore circuit cannot respond to an input until the active edge of the clock occurs




➤ This is in contrast to a Mealy circuit, for which the output can change after the input changes and before the next clock

	Contents
1.1	Combinational Logic
1.2	Boolean Algebra and Algebra Simplification
1.3	Karnaugh Maps
1.4	Designing with NAND and NOR Gates
1.5	Hazards in Combinational Circuits
1.6	Flip-Flops and Latches
1.7	Mealy Sequential Circuit Design
1.8	Moore Sequential Circuit Design
1.9	Equivalent States and Reduction of State Tables
1.10	Sequential Circuit Timing
1.11	Tristate Logic and Busses

Equivalent states (等价状态)


- > The number of states in a sequential circuit has a significant impact on its physical implementation
- ➤ It is therefore desirable to know when two or more states play identical roles



Two states are said to be **equivalent** if we cannot tell them apart by observing input and output sequences

This is impractical to test as it requires input sequences of infinite length

Equivalent states



 $s_i \equiv s_j$ iff $\underline{Z}_1 = \underline{Z}_2$ for every input sequence \underline{X}

State equivalence theorem

 $s_i \equiv s_j$ if and only if for every single input X, the outputs are the same and the next states are equivalent.

State equivalence theorem	Definition of equivalence
Look at both output and next state,	Consider all input sequences, but we
but need to consider only single inputs rather than input sequence	do not need any information about the internal state of the system
inpute rather than input boqueries	and internal state of the system

Present	Next State		Present Output		
State	X=0	X=1	X=0	X=1	
a	С	f	0	0	
b	d	е	0	0	
С	h	g	0	0	
d	b	g	0	0	a ≡ 1
е	е	b	0	1	
f	f	a	0	1	
g	С	g	0	1	
h	С	f	0	0	


Present	Next State		Present	Output
State	X=0	X=1	X=0	X=1
a	С	f	0	0
b	d	е	0	0
С	-h a	g	0	0
d	b	g	0	0
е	е	b	0	1
f	f	а	0	1
g	С	g	0	1
h	С	f	0	0

Present	Next State		ent Next State Present Output		Output	
State	X=0	X=1	X=0	X=1		
a	С	f	0	0	? a ≡ b	
b	d	е	0	0	f(a) = 0	
С	а	g	0	0		
d	b	g	0	0		
е	е	b	0	1		
f	f	а	0	1		
g	С	g	0	1		

 $a \equiv b \text{ iff } c \equiv d \text{ and } e \equiv f$


Present	Next State		Present	Output
State	X=0	X=1	X=0	X=1
a	С	f	0	0
b	d	е	0	0
С	а	g	0	0
d	b	g	0	0
е	е	b	0	1
f	f	а	0	1
g	С	g	0	1


Implication chart (蕴涵表)





Implication chart (蕴涵表)


Present State	Next State X = 0 1	Present Output X = 0 1
а	c f	0 0
b	d e	0 0
С	Иa g	0 0
d	b g	0 0
е	e b	0 1
f	f a	0 1
g	c g	0 1
h	c f	0 0
























$$a \equiv b$$
, $c \equiv d$, $e \equiv f$

Present State	Next State X = 0 1	Present Output X = 0 1			a ≡ b, c	≡d, e	e≡f	
a	c f	0 0		Present				
b	d e	0 0	_	State	X = 0	1	X = 0	1
С	Иa g	0 0		а	С	е	0	0
d	b g	0 0		С	а	g	0	0
е	e b	0 1		е	е	а	0	1
f	f a	0 1	,	g	С	g	0	1
g	c g	0 1		•	•		•	
h	c f	0 0		Fin	nal Redu	ced T	able	

PS	N	S	Р	0
PS	X=0	X=1	X=0	X=1
а	С	f	0	0
b	d	е	0	0
С	а	g	0	0
d	b	g	0	0
е	е	b	0	1
f	f	а	0	1
g	С	g	0	1



	Contents
1.1	Combinational Logic
1.2	Boolean Algebra and Algebra Simplification
1.3	Karnaugh Maps
1.4	Designing with NAND and NOR Gates
1.5	Hazards in Combinational Circuits
1.6	Flip-Flops and Latches
1.7	Mealy Sequential Circuit Design
1.8	Moore Sequential Circuit Design
1.9	Equivalent States and Reduction of State Tables
1.10	Sequential Circuit Timing
1.11	Tristate Logic and Busses

	Contents
1.1	Combinational Logic
1.2	Boolean Algebra and Algebra Simplification
1.3	Karnaugh Maps
1.4	Designing with NAND and NOR Gates
1.5	Hazards in Combinational Circuits
1.6	Flip-Flops and Latches
1.7	Mealy Sequential Circuit Design
1.8	Moore Sequential Circuit Design
1.9	Equivalent States and Reduction of State Tables
1.10	Sequential Circuit Timing
1.11	Tristate Logic and Busses

Tristate(三态) logic and busses

If we connect outputs of two gates or flip-flops together, the circuit will not operate properly

When we need to connect to multiple gate outputs to the same wire, one way to do that is by using tristate buffers

Tristate buffers are gates with a high impedance state (Hi-Z) in addition to '0' and '1'

Tristate(三态) logic and busses

- ➤B: control input used to enable or disable the buffer output
- ➤ Tristate buffer outputs can be connected, provided that only one output is enabled at a time

Tristate logic and busses

