



Version: 2023/11/21

# **Chapter 2 Introductin to VHDL**

1	Computer-aided design	11	Simple synthesis examples
2	Hardware description language	12	VHDL models for multiplexers
3	VHDL description of combinational circuits	13	VHDL libraries
4	VHDL modules	14	Modeling registers and counters using VHDL processes
5	Sequential statements and VHDL processes	15	Behavioral and structural VHDL
6	Modeling flip-flop using VHDL processes	16	Variables, signals, and constants
7	Processes using wait statemetns	17	Arrays
8	Two types of VHDL delays: Transport and inertial delays	18	Loops in VHDL
9	Complication, simulation, and synthesis of VHDL code	19	Assert and report statements
10	VHDL data types and operatos		


# 2.4 VHDL Modules (模块)







```
entity two_gates is
  port(A,B,D: in bit; E: out bit);
end two_gates;

architecture gates of two_gates is
  signal C: bit;
begin
  C <= A and B; -- concurrent
  E <= C or D; -- statements
end gates;</pre>
```









C: internal signal

Concurrent statements are placed between **begin** and **end** 



#### **Entity**




```
entity two_gates is
  port(A,B,D: in bit; E: out bit);
end two_gates;
```

Interface signals can be used to connect to other modules or to the outside world

The items enclosed in [] are optional

```
list-of-interface-signals: mode type [:= initial-value]
{; list-of-interface-signals: mode type [:= initial-value]};
```

Mode	Direction of information		
in	input port signals		
out	output port signals		
inout	bidirectional signals		



```
entity test is
  port( CLK: inout bit);
end test;
end test;
architecture equ of test is
begin
  CLK <= not CLK after 10 ns;
end equ;</pre>
```

#### **Example: entity without port**

```
entity test code conv is
end test code conv;
architecture tester of test code conv is
                                               Example in Chp 2.19
signal X, CLK Z: bit;
component Code Converter is
 port(X, CLK: in bit; Z: out bit);
end component;
begin
  clk <= not clk after 100 ns;
 X <= '0', '1' after 350 ns, '0' after 550 ns, '1' after
       750 ns, '0' after 950 ns, '1' after 1350 ns;
  CC: Code Converter port map (X, clk, Z);
end tester:
```

#### **Type**

bit, bit-vector, integer, ...

#### **Initial value**

#### **Example**

A and B are initially set to 2

C and D are initially set to '0'

```
port(A, B: in integer := 2; C, D: out bit);
```

- > The rules for initial values ensure that all simulations start from the same, known, state
- ➤ This means that identical simulations will give identical results even on different simulators

#### **Initial value**

#### **Example**

```
port(A, B: in integer := 2; C, D: out bit);
```

- > These initial values are significant only for simulation and not for synthesis
- > For synthesis, there is no hardware interpretation of an initial value
- ➤ It is not possible to initialize all signals in a circuit with a known value on power-up
- Even though it is possible to do a power-on reset in some logic technologies, it would not be desirable to do this for every wire in the circuit
- So, synthesis must ignore initial values


#### **Architecture**

```
architecture gates of two_gates is
signal C: bit;
begin
   C <= A and B; -- concurrent
   E <= C or D; -- statements
end gates;</pre>
```

[Declarations] (optional) declare internal signals and components (among others) used within the architecture

Architecture body contains statements that describe the operation of the module

#### Full adder



$$Sum = X'Y'C_{in} + X'YC_{in}' + XY'C_{in} + XYC_{in} = X \oplus Y \oplus C_{in}$$

$$Cout = X'YC_{in} + XY'C_{in} + XYC_{in}' + XYC_{in} = XY + XC_{in} + YC_{in}$$

#### Full adder

```
entity FullAdder is
   port (X, Y, Cin: in bit; -- Inputs
        Cout, Sum: out bit); -- Outputs
end FullAdder;
```

$$Sum = X'Y'C_{in} + X'YC_{in}' + XY'C_{in} + XYC_{in} = X \oplus Y \oplus C_{in}$$


$$Cout = X'YC_{in} + XY'C_{in} + XYC_{in}' + XYC_{in} = XY + XC_{in} + YC_{in}$$


# architecture Equations of FullAdder is begin

Sum <= X xor Y xor Cin after 10 ns; Cout <= (X and Y) or (X and Cin) or (Y and Cin) after 10 ns; end Equations;

# 2.4.1 Four-bit full adder


### Adder4






```
entity FullAdder is
   port (X, Y, Cin: in bit; Cout, Sum: out bit);
end FullAdder;

architecture Equations of FullAdder is
begin
   Sum <= X xor Y xor Cin after 10 ns;
   Cout <= (X and Y) or (X and Cin) or (Y and Cin) after 10 ns;
end Equations;</pre>
```



## 2.4.1 Four-bit full adder



```
entity Adder4 is
  port (A, B: in bit_vector(3 downto 0); Ci: in bit;
    S: out bit_vector(3 downto 0); Co: out bit);
end Adder4;
```

```
S(3)
                    S(2)
                                      S(1)
                                                         S(0)
           C(3)
                              C(2)
                                                C(1)
  Full
                   Full
                                     Full
                                                       Full
  Adder
                                                       Adder
                    Adder
                                      Adder
A(3) B(3)
```

entity FullAdder is
 port (X, Y, Cin: in bit;
 Cout, Sum: out bit);
end FullAdder;

```
A(2) B(2)
             A(1) B(1)
                      A(0) B(0)
entity Adder4 is
 port (A, B: in bit_vector(3 downto 0); Ci: in bit;
                                                          iputs
      S: out bit_vector(3 downto 0); Co: out bit);
                                                          utputs
end Adder4;
architecture Structure of Adder4 is
component FullAdder
  port (X, Y, Cin: in bit;
                               -- Inputs
       Cout, Sum: out bit); -- Outputs
end component;
signal C: bit vector(3 downto 1);
begin
         --instantiate four copies of the FullAdder
  FA0: FullAdder port map (A(0), B(0), Ci, C(1), S(0));
  FA1: FullAdder port map (A(1), B(1), C(1), C(2), S(1));
  FA2: FullAdder port map (A(2), B(2), C(2), C(3), S(2));
  FA3: FullAdder port map (A(3), B(3), C(3), Co, S(3));
end Structure;
```

```
S(3)
            S(2)
                      S(1)
                                S(0)
                                                           entity FullAdder is
                                                             port (X, Y, Cin: in bit;
       C(3)
                 C(2)
                           C(1)
                     Full
                               Full
  Full
            Full
  Adder
                               Adder
            Adder
                      Adder
                                                                Cout, Sum: out bit);
                                                           end FullAdder;
 A(3) B(3)
           A(2) B(2)
                     A(1) B(1)
                              A(0) B(0)
entity Adder4 is
 port (A, B: in bi
                    vector(3 downto 0); Ci: in bit;
                                                        -- Inputs
      S: out bit
                   ector(3 downto 0); Co: out bit);
                                                         -- Outputs
end Adder4;
architecture Stricture of Adder4 is
component FullA
                   der
  port (X, Y, Cin n bit; -- Inputs
       Cout, Sug out bit); -- Outputs
end component;
                                         3-bit internal carry signal
signal C: bit_vector(3 downto 1);
begin --instantiate four copies of the FullAdder
  FA0: FullAdder port map (A(0), B(0), Ci, C(1), S(0));
  FA1: FullAdder port map (A(1), B(1), C(1), C(2), S(1));
  FA2: FullAdder port map (A(2), B(2), C(2), C(3), S(2));
  FA3: FullAdder port map (A(3), B(3), C(3), Co, S(3));
end Structure;
```


```
S(3)
                    S(2)
                                      S(1)
                                                        S(0)
           C(3)
                             C(2)
                                               C(1)
 Full
                   Full
                                     Full
                                                       Full
 Adder
                                                       Adder
                   Adder
                                     Adder
A(3) B(3)
                 A(2) B(2)
                                   A(1) B(1)
                                                      A(0) B(0)
```

entity FullAdder is
 port (X, Y, Cin: in bit;
 Cout, Sum: out bit);
end FullAdder;

```
entity Adder4 is
 port (A, B: in bit vector(3 downto 0); Ci: in bit;
                                                   -- Inputs
      S: out bit vector(3 downto 0); Co: out bit);
                                                   -- Outputs
end Adder4:
architecture Structure of Adder4 is
component FullAdder
  port (X, Y, Cin: in bit; -- Inputs
       Cout, Sum: out bit); -- Outputs
end component;
signal C: bit vector(3 downto 1);
begin --instantiate four copies of the FullAdder
  FA0: FullAdder port map (A(0), B(0), Ci, C(1), S(0));
  FA1: FullAdder port map (A(1), B(1), C(1), C(2), S(1));
  FA2: FullAdder port map (A(2), B(2), C(2), C(3), S(2));
  FA3: FullAdder port map (A(3), B(3), C(3), Co, S(3));
end Structure;
```

label

port map



```
component FullAdder
  port (X, Y, Cin: in bit; -- Inputs
        Cout, Sum: out bit); -- Outputs
end component;
```

```
FA0: FullAdder port map (A(0), B(0), Ci, C(1), S(0));
FA1: FullAdder port map (A(1), B(1), C(1), C(2), S(1));
FA2: FullAdder port map (A(2), B(2), C(2), C(3), S(2));
FA3: FullAdder port map (A(3), B(3), C(3), Co, S(3));
```


The order of the signals must be the same as the order of the signals in the port of the component declaration (Positional Association)

component component-name
 port(list-of-interface-signals-and-their-types);
end component

Port clause used in component declaration has the same form as the port clause used in an entity declaration


label: component-name port map (list-of-acutal-signal);


The list of actual signals must correspond one-to-one to the list of interface signals specified in the component declaration




# **Create a New Project**

File > New > Project









# **Compile the Design Units**

**Compile > Compile** 

# **Load the Design**

**Simulate > Start Simulation** 





VSIM 18> run 50 ns

VSIM 19>

```
add list A B Co C Ci S -- put these signal on the output list

force A 1111 -- set the A inputs to 1111

force B 0001 -- set the B inputs to 0001

force Ci 1 -- set Ci to 1


run 50 ns -- run the simulation for 50 ns


force Ci 0


force A 0101


force B 1110


run 50 ns
```














### 2.4.2 Use of "buffer" mode

```
ModelSim> vcom figure2-13.vhd
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr 7 2015
# Start time: 13:57:07 on May 04,2016
# vcom -reportprogress 300 figure2-13.vhd
# -- Loading package STANDARD
# -- Compiling entity gates
                                                                         The code will not acutally
# -- Compiling architecture example of gates
# ** Error: figure2-13.vhd(8): Cannot read output "D".
                                                                     compile, simulate, or synthesize
       VHDL 2008 allows reading outputs.
       This facility is enabled by compiling with -2008.
                                                                              in many tools, why?
# ** Error: figure2-13.vhd(9): VHDL Compiler exiting
# End time: 13:57:07 on May 04,2016, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/Modeltech pe edu 10.4a/win32pe edu/vcom failed.
ModelSim>
```

### 2.4.2 Use of "buffer" mode

```
entity gates is
            port(A, B, C: in bit; D, E: out bit);
end gates;
architecture example of wates is
begin
            D <= A or B fter 5 ns; -- statement 1
            E <= C or D after 5 ns; -- statement 2
end example;
                                       D is used on the right side of
                                      the assignment (NOT allowed)
ModelSim> vcom figure2-13.vhd
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr 7 2015
# Start time: 13:57:07 on May 04,2016
# vcom -reportprogress 300 figure2-13.vhd
# -- Loading package STANDARD
# -- Compiling entity gates
# -- Compiling architecture example of gates
# ** Error: figure2-13.vhd(8): Cannot read output "D".
      VHDL 2008 allows reading outputs.
       This facility is enabled by compiling with -2008.
# ** Error: figure2-13.vhd(9): VHDL Compiler exiting
# End time: 13:57:07 on May 04,2016, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/Modeltech pe edu 10.4a/win32pe edu/vcom failed.
ModelSim>
```

D is declared only as an output


#### 2.4.2 Use of "buffer" mode

- Use of inout mode results in the synthesis tools creating a truly bidirectional signal
- > D is not an external input to the circuit

#### 2.4.2 Use of "buffer" mode

- Mode buffer indicates a signal that is an output to the external world
- Buffer value can also be read inside the entity's architecture
- Another solution is to use an intermediate internal signal and read from that

### 2.4.2 Use of "buffer" mode



# **Chapter 2 Introductin to VHDL**

1	Computer-aided design	11	Simple synthesis examples
2	Hardware description language	12	VHDL models for multiplexers
3	VHDL description of combinational circuits	13	VHDL libraries
4	VHDL modules	14	Modeling registers and counters using VHDL processes
5	Sequential statements and VHDL processes	15	Behavioral and structural VHDL
6	Modeling flip-flop using VHDL processes	16	Variables, signals, and constants
7	Processes using wait statemetns	17	Arrays
8	Two types of VHDL delays: Transport and inertial delays	18	Loops in VHDL
9	Complication, simulation, and synthesis of VHDL code	19	Assert and report statements
10	VHDL data types and operatos		

- ☐ Concurrent statements are useful in modeling combinational logic
- □ Combinational logic constantly reacts to input changes
- ☐ In contrast, synchronous sequential logic responds to changes dependent on the clock
- Many input changes might be ignored since output and state changes occur only at valid conditions of the clock
- Modeling sequential logic requires primitives to model selective activity conditional on clock, edge-triggered devices, sequene of operations, and so on

To implement any clocked circuit (flip-flop, for example) we have to "force" VHDL to be sequential

Process (进程) executes whenever any signal in sensitivity list changes

```
process(sensitivity-list)
begin
    sequential-statements
end process;
```

Whenever one of the signals in sensitivity list changes

Sequential statements in process body are executed in sequence one time

```
process(sensitivity-list)
begin
    sequential-statements
end process;
```

When a process finished executing, it goes back to the beginning and waits for a signal on the sensitivity list to change again

- ➤ VHDL code is inherently concurrent. Processes, functions, and procedures are the only sections of code that are executed sequentially
- ➤ However, as a whole, any of these blocks is still concurrent with any other statements placed outside it

```
entity nogates is
  port( A, B, C : in
                            bit;
             : buffer bit;
                              bit);
            \mathbb{E} : out
end nogates;
architecture behave of nogates is
begin
                                          Process can be used to
  process(A, B, C)
                                        represent combinational logic
  begin
    D <= A and B after 5 ns; -- statement 1
    E <= C or D after 5 ns; -- statement 2
  end process;
                                              However, be careful!!!
end behave;
```

```
entity nogates is
 port( A, B, C : in bit;
          D : buffer bit;
          E : out bit);
end nogates;
architecture behave of nogates is
begin
 process(A, B, C)
 begin
   D <= A and B after 5 ns; -- statement 1
   E <= C or D after 5 ns; -- statement 2
 end process;
                   t(ns)
                                           20
                                                 25
                               10
                                     15
end behave;
                   Α
```

0

```
entity nogates is
 port( A, B, C : in bit;
            : buffer bit;
                : out bit);
end nogates;
architecture behave of nogates is
begin
 process (A, B, C)
 begin
   D <= A and B after 5 ns; -- statement 1
   E <= C or D after 5 ns; -- statement 2
 end process;
                   t(ns)
                                            20
                                                  25
                               10
end behave;
                   Α
```

0

```
entity nogates is
 port( A, B, C : in bit;
            : buffer bit;
                          bit);
          E : out
end nogates;
architecture behave of nogates is
begin
 process(A, B, C)
 begin
    D <= A and B after 5 ns; -- statement 1
   E <= C or D after 5 ns; -- statement 2
 end process;
                                            20
                                                  25
                                10
end behave;
                   Α
                                0
```

```
entity nogates is
  port( A, B, C : in bit;
             : buffer bit;
             : out
                            bit);
end nogates;
architecture behave of nogates is
begin
  process (A, B, C) - ? If D is in the sensitivity list
  begin
    D <= A and B after 5 ns; -- statement 1
    E <= C or D after 5 ns; -- statement 2
  end process;
                                  10
                                                20
                                                      25
end behave;
                                         0
       E stays at '0'
                                  0
```

```
entity nogates is
 port( A, B, C : in bit;
            : buffer bit;
          E : out
                       bit);
end nogates;
architecture behave of nogates is
begin
 process (A, B, C, D)
 begin
   D <= A and B after 5 ns; -- statement 1
   E <= C or D after 5 ns; -- statement 2
 end process;
                                           20
                                                 25
                               10
end behave;
                   Α
```

0


```
entity nogates is
 port( A, B, C : in bit;
          D : buffer bit;
               : out bit);
end nogates;
architecture behave of nogates is
begin
 process (A, B, C, D)
 begin
   D <= A or B after 5 ns; -- statement 1
   E <= C or D after 5 ns; -- statement 2
 end process;
end behave;
```

t	0	10	15	20	25
Α	0	1	1	1	1
В	1	1	1	1	1
C	0	0	0	0	0
D	0	0	1	1	1
E	0	0	0	1	1

# **Chapter 2 Introductin to VHDL**

1	Computer-aided design	11	Simple synthesis examples
2	Hardware description language	12	VHDL models for multiplexers
3	VHDL description of combinational circuits	13	VHDL libraries
4	VHDL modules	14	Modeling registers and counters using VHDL processes
5	Sequential statements and VHDL processes	15	Behavioral and structural VHDL
6	Modeling flip-flop using VHDL processes	16	Variables, signals, and contants
7	Processes using wait statemetns	17	Arrays
8	Two types of VHDL delays: Transport and inertial delays	18	Loops in VHDL
9	Complication, simulation, and synthesis of VHDL code	19	Assert and report statements
10	VHDL data types and operatos		


#### D flip-flop



```
process (CLK)
begin
  if CLK'event and CLK = '1'
      then Q <= D;
  end if;
  end process;

CLK'event is TRUE whenever
      CLK changes</pre>
```

### D flip-flop



```
process (CLK)
begin
   if CLK'event and CLK = '1'
      then Q <= D;
   end if;
end process;</pre>
```


If VHDL is used only for simulation purposes, one might use a statement such as

```
if CLK = '1' ...
```


and obtain action corresponding to rising edge

When VHDL code is used to synthesize hardware

- CLK='1' results in latches
- CLK'event results in edge-triggered devices




```
process (CLK)
begin
  if CLK'event and CLK = '1'
     then Q <= D;
  end if;
end process;</pre>
Flip-flop
```



```
Q <= D; Wire
```


### D flip-flop



```
process (CLK)
begin
   if CLK'event and CLK = '1'
        then Q <= D;
   end if;
end process;</pre>
```

D is not on the sensitivity list, why?


### D flip-flop



```
process (CLK)
begin
   if CLK'event and CLK = '1'
      then Q <= D;
   end if;
end process;</pre>
```


For D flip-flop, changing D will not cause the flip-flop to change state

#### **Transparent latch**



```
process (G, D)
begin
   if G = '1'
      then Q <= D;
   end if;
end process;</pre>
```


### D flip-flop



```
process (CLK)
begin
   if CLK'event and CLK = '1'
      then Q <= D;
   end if;
end process;</pre>
```

Both G and D are on the sensitivity list, why?


#### **Transparent latch**



```
process (G, D)
begin
  if G = '1'
    then Q <= D;
  end if;
end process;</pre>
```

- > Since if G = '1', a change in D causes Q to change
- ➤ If G changes to '0', the process executes, but Q does not change

### D flip-flop with asynchronous clear



#### D flip-flop with asynchronous clear

```
DFF
               ClrN
 CLK
process (CLK, ClrN)
begin
                                         CIrN overrides CLK
   if ClrN = '0' then Q <= '0'</pre>
   else
       if CLK'event and CLK = '1' then O <= D;</pre>
       end if;
   end if;
end process;
```

#### If statement

The condition is a Boolean expression which evaluates to TRUE or FALSE

if statements cannot be used as concurrent statements outside of a process


#### **Nested ifs**

#### If statement


Any number of **elsif** clauses may be included

else clause is optional

#### **Nested ifs and elsifs**




#### **Nested ifs and elsifs**




```
if (C1) then S1; S2;
else if (C2) then S3; S4;
else if (C3) then S5; S6;
else S7; S8;
end if;
end if;
```

```
if (C1) then S1; S2;
  elsif (C2) then S3; S4;
  elsif (C3) then S5; S6;
  else S7; S8;
end if;
```

#### **Nested ifs and elsifs**




## J-K flip-flop



SN: active-low asynchronous preset RN: active-low asynchronous clear

For simplicity, we will assume that the condition SN = RN = 0 does not occur

## J-K flip-flop



J	K	Q+
0	0	Q
0	1	0
1	0	1
1	1	Q'

$$Q^+ = JQ' + K'Q$$

```
architecture JKFF1 of JKFF is
signal Qint: bit;
                              -- Qint can be used as input or output
begin
                               -- output Q and QN to port
       Q <= Qint;
                               -- combinational output
       QN <= not Qint;
                               -- outside process
       process(SN, RN, CLK)
       begin
               if RN = '0' then Qint <= '0' after 8 ns; -- RN = '0' will clear the FF
               elsif SN = '0' then Qint <= '1' after 8 ns; -- SN = '0' will set the FF
               elsif CLK'event and CLK = '0' then
                       Qint <= (J and not Qint) or (not K and Qint) after 10 ns;
               end if:
       end process;
end JKFF1;
```

## J-K flip-flop

```
architecture JKFF1 of JKFF is
                                                                       RN
                                                                                  JKFF
                                -- Qint can be used as input or output
signal Qint: bit;
begin
        Q <= Qint;
                                -- output Q and QN to port
                                -- combinational output
        QN <= not Qint;
                                                                                K CLK J
                                -- outside process
       process(SN, RN, CLK)
        begin
                if RN = '0' then Qint <= '0' after 8 ns;
                                                               -- RN = '0' will clear the FF
                elsif SN = '0' then Qint <= '1' after 8 ns;
                                                              -- SN = '0' will set the FF
                elsif CLK'event and CLK = '0' then
                        Qint <= (J and not Qint) or (not K and Qint)
                                                                     after 10 ns;
                end if:
        end process;
end JKFF1;
```

ON

- Within architecture we define a signal Qint that represents the state of the flip-flop internal to the module
- Two concurrent statements transmit Qint to the Q and QN ouput of the flip-flop, WHY?

### J-K flip-flop

```
entity JKFF is
                                                                                JKFF
                                                          -- inputs
        port( SN, RN, J, K, CLK: in bit;
                Q, QN: out bit);
end JKFF;
                                                                              K CLK .
architecture JKFF1 of JKFF is
signal Qint: bit;
                               -- Qint can be used as input or output
begin
                               -- output Q and QN to port
        Q <= Qint;
        QN <= not Qint;
                               -- combinational output
                               -- outside process
       process(SN, RN, CLK)
       begin
               if RN = '0' then Qint <= '0' after 8 ns; -- RN = '0' will clear the FF
               elsif SN = '0' then Qint <= '1' after 8 ns; -- SN = '0' will set the FF
               elsif CLK'event and CLK = '0' then
                       Qint <= (J and not Qint) or (not K and Qint) after 10 ns;
               end if:
       end process;
end JKFF1;
```

ON

We do it this way because an output signal in a port cannot appear on the right side of an assignment statement within the architecture

# **Chapter 2 Introductin to VHDL**

1	Computer-aided design	11	Simple synthesis examples
2	Hardware description language	12	VHDL models for multiplexers
3	VHDL description of combinational circuits	13	VHDL libraries
4	VHDL modules	14	Modeling registers and counters using VHDL processes
5	Sequential statements and VHDL processes	15	Behavioral and structural VHDL
6	Modeling flip-flop using VHDL processes	16	Variables, signals, and constants
7	Processes using wait statemetns	17	Arrays
8	Two types of VHDL delays: Transport and inertial delays	18	Loops in VHDL
9	Complication, simulation, and synthesis of VHDL code	19	Assert and report statements
10	VHDL data types and operatos		

```
process
                                An alternative form for a process uses wait
                                   statements instead of a sensitivity list
begin
     sequential-statements
     wait-statement
                                         The process will wait until the
                                       specified wait condition is satisfied
     sequential-statements
     wait-statement
end process;
```

#### Forms of wait statements

wait on sensitivity-list;

waits until one of the signals on the sensitivity-list changes

wait for time-expression;

waits until the time specified by the time-expression has lapsed

Not synthesizable

If wait for 0 ns is used, the wait for one delta time

wait until Boolean-expression;

Boolean-expression is evaluated whenever one of the signal in the expression changes

The process continues execution when the expression evaluates to TRUE

process (A, B, C, D) begin

C<= A and B after 5ns;

E<= C or B after 5ns;

end process;

After a VHDL simulator is initialized, it executes each process with a sensitivity list one time through

process
begin

C<= A and B after 5ns;

E<= C or B after 5ns;

wait on A,B,C,D;
end process;</pre>

```
process
begin

   wait until clk'event and clk='1';
   A <= E after 10ns; -- (1)
   B <= F after 5ns; -- (2)
   C <= G; -- (3)
   D <= H after 5ns; -- (4)
end process;</pre>
```

The order in which sequential statements execute in a process is not necessarily the order in which the signal are updated

```
process (CLK)
begin

if CLK'event and CLK='0' then
   Q <= A;
   Q <= B;
   Q <= C;
end if;
end process;</pre>
Every time CLK changes from '1' to '0',
   after delta time, Q will change to C
```

If several VHDL statements in a process update the same signal at a given time, the last value overrides



(vcom-1090) Possible infinite loop: Process contains no WAIT statement.

A process must have either a sensitivity list or wait statements

A process cannot have both wait statements and a sensitivity list