


FPGA系统原理与应用


Version: 2023/11/14

Hardware of Microprocessor




Hardware of FPGA

- FPGA = Field Programmable Gate Array
- ❖现场可编程门阵列



Hardware of FPGA




Each programmable block contains several digital functions

- > 3-input lookup table (LUT)
- ➤ Multiplexer (多路选择器)
- ➤ Flip-flop (触发器)

The number and types and sizes of these functions varies from family to family

A Closer look at LUTs



Lecture instructor

- ❖Instructor: ZHENG Ronghao (郑荣濠)
 - Email: rzheng@zju.edu.cn
 - Include "FPGA2023" in title, e.g., "FPGA2023_关于状态机"
 - Office: Room 218, EE Building
- Course materials: course.zju.edu.cn
 - Slides notes
 - Supplemental materials

Topics covered

The fundamentals of logic design

VHDL description of digital systems

FPGA design using VHDL

Goals

When completing this course


 Understand the basic strategies for digital systems design using VHDL


 Have a firm understanding of FPGA technology and the relevant issues


Hours allocation and teaching plan

学	年: 2	2023-2024学期: 图		教学部门:									
时间		星期一		星期二		星期三		星期四		星期五			
		单	77	单	77	单	77	单	32	单	32	自	
	第一节					00~0		FPGA系统原理与应 用 冬{第1-8周 2节/ 周} 郑荣濠/张建良				4 lecture hours + 2 lab hours	
	第二节				08:	50~0	9:35	郑宋/家/ 玉泉教7 播. [汉	-102(录 4)				per week
上午	带												
	第 四 节												
	第五节		1	4:15~	15.00								
下午	第 六 节			4.15~ 5:05~									
	第七节			FPGA系统 用 冬{第1-6] 周 2节/ }								Slides presentation
	第八节			郑荣濠/ 玉泉教7 播. [汉	4)								together with blackboard
	第九节							FPGA系统 月 冬{第1-6	月 3周 2节/ 38}			•	Exercises (not
	第 10 节							郑荣濠/ 玉泉第2 楼- [汉	△教学大 104				required to hand in)

Textbook







Experimental arrangement


- ❖ Instructor: ZHANG Jianglian (张建良)
- ❖ Teaching Assistant: ZHANG HANG (张航)
- Wednesday afternoon
- ❖ Lab0:熟悉实验软硬件
- **◇每次实验(Lab1~6)之前必须带上纸质实验预习报告** (检查但无需上交)
- ❖从第二次实验开始,每次实验前上交前一次实验的纸质实验报告
- ❖最后一次实验报告在期末考试前上交

Lab equipment



FPGA实验指导书 (pdf)

Quartus



Week	Date	Contents	Lab	Date
Week 1	11/14	Review of Logic Design Fundamentals: I	No Lab	11/16
VVEEK I	11/16	Review of Logic Design Fundamentals: II	INO Lab	
Week 2	11/21	Introduction to VHDL: I	Lab 0: Get Familiar with	11/23
VVEEK Z	11/23	Introduction to VHDL: II	the Lab Equipment	
Week 3	11/28	Introduction to VHDL: III	Lab 1: Switches, Lights,	11/30
vveek 3	11/30	Introduction to VHDL: IV	and Multiplexers	
Week 4	12/05	Introduction to FPGAs	Lab 2: Counters	12/07
vveek 4	12/07	Design Examples: I	Lab 2. Counters	
Week 5	12/12	Design Examples: II	Lab 3: Numbers and	12/14
vveek 5	12/14	Design Examples: III	Displays	
Week 6	12/19	SM Charts and Microprogramming: I	Lab 4: Finite State	12/21
vveek o	12/21	SM Charts and Microprogramming: II	Machines	
Week 7	12/26	Additional Topics in VHDL: I	Lab 5: Dice Game	12/28
vveek /	12/28	Additional Topics in VHDL: II	Lab 5: Dice Game	
Week 8	01/02	Additional Design Examples: I	Lab 6: Clocks and Timers	01/04
vveek 8	01/04	Additional Design Examples: II + Review		
Week 10	01/18	Final Examination		

Grading

- ❖ Final exam 60%
 - One A4 paper allowed
 - 2023/01/18 14:00~16:00 @ 教7-306
 - 填空,选择,判断,程序设计
 - No Q&A

- **⋄**Others 40%
 - Lab performance, Lab reports
 - Attendance, Class performance

A few reminders

- Do not late for class
- Avoid no show
- Do not play phone, pad etc. during lecture
- Actively involved, ask your questions