```
Only SRAM and EEPROM/Flash programming technologies
                                                       wait for 0 ns = wait for a delta time
-ALU: Arithmetic-Logic Unit; -FPGA: Field
                                                                                                               <mark>-无约束数组:</mark>声明无约束数组: type int_vec is array
                                                                                                                                                                      allow in-circuit programmability 在线可重构编程
Programmable Gate Array -HDL: Hardware Description
                                                       wait until Boolean-expression: 当表达式中的信号变
                                                                                                             (natural range<>) of integer: 实例必须指明 range:
                                                                                                                                                                      Routing Matrix for General-Purpose Interconnection in a
                                                                                                              signal int_vec5 : int_vec(1 to 5) := (3, 2, 6, 8,
Language -VHDL: Very-High-Speed Integrated Circuit
                                                      化时对表达式估值, 为真就继续运行
                                                                                                                                                                      PGA: Many FPGAS use switch matrices that provide
                                                                                                             1); 声明字符串: type string is array ( positive
Hardware Description Language -Verilog: Verify Logic
                                                      如果多个语句对一个信号赋值,最后的赋值会 override
                                                                                                                                                                      interconnections between routing wires connected to the
-VHSIC: Very-High-Speed Integrated Circuit
                                                       一个进程必须且只能包含敏感列表或者 wait 语句之一
                                                                                                               range <> ) of character; 实例: constant string1 :
                                                                                                                                                                      switch matrix. Each cross point in the switch matrix must
                                                                                                              string(1 to 29) :="This string is 29 characters."
                                                       -delav: 分为传输延时和惯性延时
                                                                                                                                                                      support six possible interconnections
                                                                                                               -Subtype: 在声明类型之后,可以声明相关的子类型以包
-Combinational logic: 当前输出只与当前输入有关
                                                        Transport delay: 单纯延时
                                                                                                                                                                      Direct Interconnects between Neighboring Logic Blocks
                                                                                                              含该类型指定的值的子集。subtype short_word is
                                                       signa <= transport expression after delay-time;
-Sequential logic: present output depends on the
                                                                                                                                                                      Many FPGAS provide direct interconnections to the four
                                                                                                              bit_vector(15 downto 0);
                                                       Inertial delays(d): 不会将过短的脉冲从输入给输出, 如
present input and past sequence of inputs
                                                                                                                                                                      nearest neighbors(有时是 8 邻域)。直接互连不通过开关矩
                                                                                                               Loop: [loop-label:] loop sequential statements
-Boolean Algebra and Algebra Simplification:
                                                       果脉冲宽度小于 pulse-width 就消除 signal name <=
                                                                                                                                                                      阵,而是通过专用 dedicated switches 开,延迟小。
                                                                                                              end loop [loop-label]; exit: exit;或者 exit when
分配律 X+YZ=(X+Y)(X+Z) 化简定理 X(X+Y)=X
                                                       reject pulse-width inertial expression after
                                                                                                                                                                      Global Lines: For purposes such as high fan-out and low-
                                                                                                              condition; loop 是 sequential 的, 只能在进程函数过程
                                                       delay-time:
                                                                                                                                                                      skew clock distribution, most FPGAs provide routing lines that
XY'+Y=X+Y XY+YZ+X'Z=XY+X'Z
                                                       实际上使用 reject 相当于用二者的组合: Z3 <= reject
                                                                                                              里面用,对于for-loop: [loop-label:] for loop-
                                                                                                                                                                     span the entire width/height of device. A limited number ( two
-DeMorgan: [f(X1,X2,...,0,1,+,•)]'=f(X1',X2',...,Xn',1,0,•,+)
                                                       4 ns inertial X after 10 ns; 等价于Zm <= X
                                                                                                              index in range loop sequential statements end
                                                                                                                                                                      or four ) of such global lines are provided by many FPGAS in
-Duality: [f(X1,X2,...,Xn,0,1,+,•)]<sup>D</sup>=f(X1,X2,...,Xn,1,0,•,+)
                                                                                                              loop [loop-label];loop-index 是进入循环之后自动定
                                                       after 4 ns; Z3 <= transport Zm after 6 ns;
                                                                                                                                                                      the horizontal and vertical directions.
注意替换顺序,先取反后变号 (A+BC)'=A'(B'+C')
                                                                                                              义的,不能被更改,但可以使用, loop 结束后不可用
                                                       -Simulation: 1.Analysis (compilation)分析(编译) 2.
                                                                                                                                                                      -Typical Routing Resources in a Row-Based FPGA:
-Karnaugh maps: 相邻的两个方块之间只有一个变量不
                                                                                                              [loop-label:] while condition loop sequential
                                                       Elaboration 细化 3. Simulation 仿真
                                                                                                                                                                      The interconnects in row-based channeled architecture can be
同,最上面一行和最下面一行是相连的,左右也是;
                                                                                                              statements end loop [loop-label];
                                                                                                                                                                     classified into two categories: non-segmented routing,
                                                       -Elaboration: 1 Ports are created for each instance of
                                                                                                              IF. WAIT, CASE, LOOP are intended exclusively for
-don't care: 不会出现或者该组合未定义。
                                                       a component 2Memory storage is allocated for the
                                                                                                               sequential code. They can only be used inside a
-prime implicant 质蕴涵项: 1,2,4,8 个相连的 1;基本质蕴
                                                                                                                                                                      -I/O Block: I/O blocks on modern FPGAs allow use of the pin
                                                       required signals (3) The interconnections among the port
                                                                                                              PROCESS (进程), FUNCTION (函数) or
涵项是至少包含一个其他质蕴涵项没有的1的项
                                                                                                                                                                     as input and/or output, in direct (combinational) or latched
                                                       signals are specified (4)A mechanism is established for
                                                                                                              PROCEDURE(讨程)
                                                                                                                                                                      forms, in tristate true or inverted forms, and with a variety of
MinSOP 最小与或: ∑mi MinPOS 最小或与表达: □Mi
                                                       executing VHDL statementsin the proper sequence;
                                                                                                                                                                      I/O standards. To use the cell as an output. The tristate buffer
MinSOP = MinPOS'利用 DeMorgan laws 转化
                                                       5The resulting data structure represents the digital
                                                                                                               -FPGA intro: FPGA is IC(集成电路) that contain an array of
                                                                                                                                                                     must be enabled. To use the cell as an input, the tristate
NAND and NOR Gates
                                                       system being simulated;
                                                                                                                                                                      control must be set to place the tristate buffer, which drives the
                                                                                                              identical logic blocks with programmable interconnections. The
                                         -Static 1/0-
                                                       如果一个 model 里面有多个进程,他们是并行的,这些
                                                                                                              user can program the functions realized by each logic block
                                                                                                                                                                      output pin, in the high-impedance state.
                hazard:本应
                                                       进程和其他的语句也是并行的。A process takes no time
                                                                                                             and the connections between the blocks. FPGAS are less dense
                                         该是保持
                                                       to execute unless it has wait statements in it. Signals take
                                                                                                             than traditional gate arrays. In FPGAS, a lot of resources are
                                                                                                                                                                      -Design: Design methodology splits a design into a "data
                                        1/0 但有时
                                                                                                              spent merely to achieve the needed programmability.
                                                                                                                                                                      path" and a "controller". (Controller: sends control signals
                                                       delta time to update when no delay is specified;
                                         候变成 0/1
                                                                                                              Programmable points have resistance and capacitance. They
                                                                                                                                                                      or commands to data path and obtain feedback(status signals)
                                                       -Data types: Real and time types are not synthesizable
A static 1-hazard occurs in a SOP implementation when
                                                                                                              slow down signals, so FPGAS are slower than traditional gate
                                                                                                                                                                     from data path. 2 Data path; hardware that actually performs
                                                       VHDL 是强类型,如果类型不匹配那么需要显式的类型转
two minterms differing by only one input variable are not
                                                                                                              arrays. Interconnection delays are unpredictable in FPGAS.
                                                                                                                                                                     the data processing
                                                      换或者重载运算符
covered by the same product term
                                                                                                              "Field" programmability is achieved by reconfigurable
                                                                                                                                                                      CLA: 先行进位加法器 Carry look-ahead adders. Ci+1 = Ai-Bi
                                                             e: Ci 为 hit 孝型 A B Sum 为 unsigned 则应
                                                                                                              elements(可被用户控制). FPGA 内部通常包含三个元素:
                                                                                                                                                                      + (Ai ⊕ Bi)·Ci = Gi + Pi, Gi = Ai·Bi, Pi = Ai ⊕ Bi. Gi=
-Dynamic hazard: 当输出应该从1到0或者反过来的时
                                                       Sum<='0' & A+B+unsigned'(0=>Ci), bit 不能直接与
                                                                                                              Programmable logic blocks. Programmable input/output
                                                                                                                                                                     indicates whether a stage should generate a carry. Pi=
候, the output may change three or more times
                                                                                                              blocks. Programmable routing resources.
                                                                                                                                                                      ndicates whether an adder should propagate the carry it
触发器只有在使能信号上升和下降的时候内容才会变
                                                        Operators: 从下到上优先级降低
                                                                                                              -MPGA: mask programmable gate arrays.
                                                                                                                                                                      receives from the lower stage. 优点: delays will be the same
化、但是锁存器的变化是 immediately
                                                                                                              -Layout of FPGA: Arrays of programmable logic blocks are
                                                                                                                                                                      independent of the number of bits we need to add. 缺点:
-Clocked D flip-flop(rising): Q<sup>+</sup>=D
                                                                                                              distributed within FPGA. Logic blocks are surrounded by
                                                                                                                                                                     4bit 以上逻辑复杂 CLA adders are usually implemented as 4-
                                                           1 Binary logical
                                                                            and or nand nor xor xnor
-Clocked J-K flip-flop(falling): Q<sup>+</sup>=JQ'+K'Q
                                                                                                              input/output interface blocks. These I/O blocks can be
                                                                                                                                                                      bit modules and are used in a hierachical structure to realize
                                                           2 Relational
                                                                             = /= < <= > >=
-Clocked T flip-flop(rising): O<sup>+</sup>=OT'+O'T=OxorT
                                                                                                              considered to be on the periphery of the chip. They connect
                                                                                                                                                                     4n-bit adders.
                                                           3 Shift
                                                                             sll srl sla sra rol ror
-S-R (set-reset) latch: O<sup>+</sup>=S+R'O
                                                                                                              the logic signals to FPGA pins. The space between the logic
                                                                                                                                                                      -State Graphs for Control Circuits: If an arc is labeled with
                                                           4 Adding
                                                                             + - &
-Gated D latch: O<sup>+</sup>=GD+G'O+DO
                                                                                                              blocks is used to route connections between the logic blocks.
                                                                                                                                                                      XiXj /ZpZq , it means ①if inputs Xi and Xj are 1 (we don't care
                                                           5 Unary sign
                                                                             + -
                                                                                                               -Programmable logic blocks: created by using multiplexers,
-Mealy Circuit: 輸出与当前状态和当前输入有关
                                                                                                                                                                     what the other inputs are), 2 outputs Zp and Zg are 1 (and the
                                                           6 Multiplying * / mod rem
                                                                                                              look-up tables, and AND-OR or NAND-NAND arrays.
                                                                                                                                                                      other outputs are 0) 3 and we traverse this arc to the next
-Moore Circuit: 输出只与当前状态有关,但可以有输入
                                                                                                              Programming means: (1) changing the input or control signals
                                                           7 Miscellaneous (not)abs **
                                                                                                                                                                     state. In general, if we label an arc with an input expression, I.
<mark>-最优状态分配:</mark>1.States which have the same next state
                                                                                                              to the multiplexers. 2changing the look-up table contents. 3
                                                                                                                                                                     we will traverse the arc when I=1. Constraints on the input
                                                       -shift: I = logical, a = arithmetic
(NS) for a given input should be given adjacent
                                                                                                             selecting or not selecting particular gates in AND-OR gate
                                                                                                                                                                      labels: 1 If Ii and Ij are any pair of input labels on arcs exiting
                                                      sll: 左移补零 srl:右移补零 rol: 循环左移 ror: 循环右移
assignments 2. States that are the next states of the same
                                                                                                             blocks
                                                                                                                                                                      state Sk, then Ii·Ij = 0 ②if i≠j If n arcs exit state Sk and the n
                                                      sla: 左移用最右边的位补 sra: 右移用最左边的位补
state should be given adjacent assignments 3. States that
                                                                                                               -Programmable interconnect: be required to interconnect
                                                                                                                                                                      arcs have input labels I1, I2, ..., In, respectively, then
have the same output for a given input should be given
                                                                A = "10010101", A sll 2="01010100", A sla
                                                                                                              various blocks in the chip and to connect specific I/O pins to
                                                                                                                                                                     11+12+...+1n = 1
adjacent assignments to clump 1's together on K-map
                                                         10101111", A ror 5 ="10101100"
                                                                                                                                                                      -Score Board: 2 位 BCD 计数 inc/dec 信号,数码管显示,复
                                                                                                              specific logic blocks. Programming means making or breaking
                                                       条件信号赋值(simple when):
-状态等价: 两个状态等价的充要条件是对于每个输入 X
                                                                                                              specific connections
                                                                                                                                                                      位信号超过 5 个 cycle 清零
输出都一样并且下一个状态都一样。
                                                       signal_name <= expression1 when condition1
                                                                                                               -Programmable I/O blocks: can be programmed to be input.
                                                               {else expression2 when condition2}
                                                                                                              output, or bidirectional lines(双向线路).
-Tristate logics:
                                                               [else expressionN];
                                                                                                              The general-purpose interconnect gives FPGA a lot of
      A C A C A C A
                                                       ·选择信号赋值(selected when):条件完全 others 可省略
                                                                                                              flexibility But it has the disadvantage of being slow
                                                       with expression s select
                                                                                                               -Architectures for FPGAs: Matrix-based(symmetrical array)
                                                                                                                                                                       S_0
CLR
                                                       signal_s <= expression1 [after delay-time] when
                                                                                                              architecture: 矩阵(对称阵列)型、Row-based architecture: 横
                                                       choice1.
                                                                                                              向型、Hierarchical PIL architecture: 从属型、Sea-of-gate
                                                       expression2 [after delay-time] when choice2,
                                                                                                             architecture: 门海型; classification is based on the layout of
                                                       ...[expression_n [after delay-time] when others];
                                                       -case(这个在 process 里用,上面两个都是并发的)
                                                                                                              the general purpose logic region in the FPGA
                                                                                                               -Matrix-based Architecture: The logic blocks are organized in a
                                                       case expression is
-VHDL intro:The actual circuit will depend on the
                                                                                                              matrix-like fashion. The logic blocks in these architectures are typically of a
                                                           when choice1 => sequential statement1
                                                                                                              large granularity(粒度) ( capable of Implementing 4-variable functions or
compiler/optimizer being used; Top-down design;
                                                           when choice2 => sequential statement2
                                                                                                                                                                      Synchronization and Debouncing: 去抖动:remove the
                                                                                                              more). These architectures typically contain 8×8 arrays in the smaller chips and 100×100 or larger arrays in the bigger chips. 二维通道布线 Two-dimensional
1.Behavioral level: 行为级, 无需给出逻辑表达式; Data
                                                       ...[when others => sequential statements]
                                                                                                                                                                      ransients in the switch output. Three flip-flops can provide
flow level: 数据流级、需给出逻辑方程; Structural
                                                                                                                                                                      lebouncing synchronization and single pulsing
                                                                                                              channeled routing: routing resources are generally available in horizontal and
                                                       -IEEE: Institute of Electrical and Electronic Engineers.
level: 结构级, 指定构成加电路的门和门之间的互连;
                                                                                                                                                                      Add-and-Shift Multiplier: Multiplicand=被乘数 A
                                                                                                               Row-based architecture: The logic blocks in this architecture are
-Concurrent statements: 并列,语句右边的值变化就会
                                                       - IEEE.std logic: has nine values, including '0', '1',
                                                                                                                                                                      Multiplier=乘数 B, A+B=C; 串并乘法器; Multiplier bits are
                                                                                                               organized into rows. There are rows of logic blocks and routing resources. —
                                                       'X'(unknown), and 'Z' (high impedance) 没有运算
                                                                                                                                                                      processed serially, but the addition takes place in parallel.
马上执行;如果没有指定 delay, delay=delta
                                                                                                              维通道布线 One-dimensional channeled routing: the routing resources are
                                                       · IEEE.numeric_bit:有符号数用补码表示,有运算重载
                                                                                                                                                                      Array Multiplier: Array of AND gates and adders to perform
the time statement executes≠the time signal updated
                                                                                                              located as a channel in between rows of logic resources.
                                                                                                                                                                      multiplication. This multiplier has no sequential logic or
                                                                                                               Hierarchical architecture: Blocks of logic cells are grouped together
- 标识符命名规则: 字母开头,可由字母、数字、下划线
                                                        1011" + "110" = "1011" + "0110" = "0001"进位扔排
                                                                                                              by a local interconnect. Several such groups are interconnected by another
                                                                                                                                                                      registers. 全加器 3 输入, 半加器 2 输入. Carry must propagate
                                                       -Variables: 信号在延迟后更新 (new value generally
组成,不能下划线结尾,不能使用保留字;
                                                                                                              level of interconnect. There is a hierarchy in the organization of these EPGAs:
                                                                                                                                                                      along each row of cells. Sum must propagate from row to row.
-初始值: 只对仿真有意义 :=
                                                       only available at the conclusion of the Process, Function
                                                                                                               Othese EPGAs contain clusters of logic blocks with localized resources for
                                                                                                                                                                      n-bit-by-n-bit array multiplier requires: n^2 与门 n(n-1)
                                                                                                               nterconnection. The global interconnect network is used for the
-Buffer mode:表明是对外部世界的输出同时也能被结
                                                      or Procedure), 变量立即更新; 信号用<=赋值, 变量
                                                                                                                                                                      加法器. Array multiplier: number of components required
                                                                                                               nterconnections between the clusters of logic blocks.
                                                      用:=赋值:信号必须在讲程外声明和初始化,变量必须
构里面读,inout 表示是双向但是不是电路的外部输入
                                                                                                                                                                     increases quadratically: Serial-parallel multiplier: the amount
                                                                                                               <mark>-Sea-of-gate architecture:</mark> The general FPGA fabric(结构) consists of a
-Process: 当 sensitive list 里的信号发生变化之后进程开
                                                      在进程内; 变量的更新是立即的, 后续计算会用新值。
                                                                                                               arge number of gates. There is an interconnect superimposed on the sea of
                                                                                                                                                                     of hardware required in addition to the control circuit increases
始执行,结束之后返回开头等待敏感列表里面信号变化
                                                       -数组: 声明类型
                                                                                                                                                                      linearly with n. worst-case multiply time: (3n-4)tad+tq.
                                                                                                               reconfigurability: can be achieved by: ①changing the
                                                       type SHORT WORD is array (3 downto 0) of bit:
                                                                                                                                                                      ag=加法器延时, tg=与门延时
Processes, functions, and procedures are the onlysections
                                                                                                              contents of static RAM cells; ②changing the contents of flash
                                                       实例 signal word1: short_word :="1101";
                                                                                                                                                                       Signed number representations: 有符号的 4-bit 二进制数:
of code that are executed sequentially 但是这些代码块和
                                                                                                              memory cells; 3 fusing metal links, FPGAS use one of the
                                                       <mark>-多维数组:</mark> 声明类型: type matrix is array (1 to
                                                                                                                                                                      +8 没有原反补码; -8 没有原码反码, 补码为 1000; +0 原反补
外部的语句依然是并发的; if 语句不能用作进程外的并
                                                                                                              following programming methods: ①StaticRAM programming
                                                       4, 3 downto 1) of integer;
                                                                                                                                                                     码皆为 0000; -0 原码 1000, 反码 1111, 补码 0000; 反码 One's
发语句;函数中禁止进行信号声明和元件实例化
                                                                                                              technology; (key idea is to use pass transistors to create
                                                                                                                                                                     complement: 正数反码等于原码,负数的反码等于相反数的
                                                      实例 variable mat : matrix := ( (1,2,3),
-wait: 对于进程的敏感列表的替代方式是使用 wait 语句
                                                                                                              switches and then control them using SRAM content)
                                                      (4,5,6), (7,8,9), (10,1,12) );
wait on sensitivity-list; 等待列表中信号发生变化
                                                                                                              @EPROM/ EEPROM/ flash programming technology;
```

wait for time-expression; 等待一段时间经过

矩阵索引: mat(2,1), 第2行最后一个;

从右边开始找到第一个 1,对他左边的取反,比如: 0.111... is the largest positive fraction.无法用补码表达 1. 特例: (1.000)two=(-1)dec (0.111)two=(7/8)dec -A Signed Integer/Fraction Multiplier 2 2 (S_5) 4/Cm AdSh M/AdSh leypad Scanner CLK-Unsigned C/Su C'/Sh C'/0 C'/Sh S/Cm1 Ldd St/Ldu Lds C' Oneg'10 C' Oneg/Cm SM Charts intro: SM is used to control a digital system carries out a step-by-step procedure or algorithm: State graphs. state tables, and ASM charts are different forms of FSM (Finite State Machine) representations -State Graph: Proper state graph must obey some conditions: 1 One and exactly one transition from a state must be true at any time: 2 Next state must be uniquely defined for every input combination.(Automatically satisfied for an SM chart) -SM Chart: state box decision box conditional output box SM chart is constructed from SM blocks: one state box. one entrance path. N exit path. No internal feedback within an SM block is allowed. SM block can have several parallel. paths that lead to the same exit path. More than one of these naths can be active at the same time. All the tests take place within one clock time in both parallel and serial forms. change in the signal; Transaction 事务=the signal is Converting a State Graph to an SM Chart: Moore outputs: evaluated, regardless of whether the signal changes in state boxes. Mealy outputs: in conditional output boxes. Moore outputs change immediately following a state change, -Attributes That Return a Value Mealy outputs change immediately after a state change or an ①s'event: 如果在Δ时间内发生时间就返回 True; input change. All outputs will have their correct values at 2s'active: 如果Δ时间内发生 transaction, 返回 True;

③AntiFuse programming technology (irreversible, but faster) 甘按位取反;补码 Two's complement:正数补码等于原码,负

 $rst \bullet (rstent \neq 4)/$

rstent = rstent + 1

rst • inc • dec,

 $rst \bullet (rstent = 4)/-$

 S_1 CNT

rst • inc • dec /

add1

rstcnt = 0


rst • inc • de

rstcnt = 0

the time of the active edge

-Realization of SM Charts

数补码等于求出反码之后+1(+0 例外)。



③s'last event: 返回距离上一个事件的时间;

4)s'last value: 上一个值;

Ad

Ad

S2/Sh

10

n/a

