

# University of Hawai'i Manoa Version 0.99 Feb 2013 Instrumentation Development Laboratory

## TARGET5

16-channel, GSPS Transient Waveform Recorder with Self-Triggering and Fast, Selective Window Readout

## **General Description**

The fifth-generation TeV Array with GSa/s sampling and Experimental Trigger (TARGET5) ASIC is a 16channel transient waveform recorder initially designed to monolithically and inexpensively instrument large deployments of highly pixellated photon detectors for large neutrino and muon detectors. The very general nature of the signal recording, the narrow digitization selection window, and fast signal conversion make it useful in a number of applications. In order to support large arrays, self-triggering capabilities have been permit incorporated to event-of-interest identification as well as data sparsification.

Intended for detectors needing sampling rates of 0.4 - 1 Giga-samples per second (GSPS), triggered readout rates of up to 100kHz are possible, depending upon occupancy, number of bits of resolution and sustainable readout rate of the companion Field Programmable Gate Array. Each of the channels has 32 samples in 8 rows of 512 storage cells, or 16,384 storage samples available.

#### **Features**


- → High density (16 channels)
- → Good timing performance
- → 9-10 bits of resolution
- → Fast conversion (<5us/512 samples)
- → Random access to individual samples
- → Flexible operating modes
- → All biases set with internal DACs

## **Key Specifications**

- → Low power (<10mW/channel quiescent)
- → Giga-sample per second recording
- → Selective (windowed) readout
- → 16,384 storage samples/channel


## **Applications**

- → Large scintillator-based muon/neutrino detectors
- → Low-cost, highly integrated systems
- → Collider Detector instrumentation
- → Portable/pocket oscilloscope



## **Overview Diagram**


#### TARGET5 block diagram



TARGET5 Overview block diagram, with the various functional components illustrated using different colors. As seen, there are 6 major elements associated with control and operation of the TARGET5 ASIC. In **blue** are controls associated with the trigger functionality of the chip. In order to reduce clutter in this section, details regarding the amplification and gain adjust in the trigger signal pathways are deferred to a more detailed discussion in the Trigger section. In **black** are elements associated with the sampling rate operations. In **magenta** are elements associated with control of stored samples (in **green**) into the larger, randomly-accessible storage array. Writing to and reading from this storage (in **green**) is done in groups of 32 samples on all 16 channels in parallel. In **red** are control signals associated with the read samples select, digitization and readout. Each major functional section is described in detail in separate sections that follow.

## **Pin-out Functional Listing**

A detailed list of pin numbers corresponding to the symbol on the preceding page. Color coding has been used to clarify signal type and group by functionality. Additional comments are provided to indicate relationships, function, or suggested interconnect values. All purple signals correspond to analog signals and set via internal DAC and are primarily for monitoring, except for VrampRef (external capacitor).



#### TARGET5 ASIC pinout

30-Jan-13 GSV

Pin#	Pin Name	Connection type	Comments
1	RFin_1	PMT input Ch. 1	termination R
2	RFN_1	Termination ref input Ch. 1	external, between pins
3	RFin 2	PMT input Ch. 2	termination R
4	RFN_2	Termination ref input Ch. 2	external, between pins
	RFin 3	PMT input Ch. 3	termination R
	RFN 3	Termination ref input Ch. 3	external, between pins
7	RFin_4	PMT input Ch. 4	termination R
	RFN 4	Termination ref input Ch. 4	external, between pins
9	RFin 5	PMT input Ch. 5	termination R
10	RFN_5	Termination ref input Ch. 5	external, between pins
	RFin_6	PMT input Ch. 6	termination R
12	RFN_6	Termination ref input Ch. 6	external, between pins
	RFin_7	PMT input Ch. 7	termination R
14	RFN_7	Termination ref input Ch. 7	external, between pins
15	RFin 8	PMT input Ch. 8	termination R
16	RFN_8	Termination ref input Ch. 8	external, between pins
17	RFin_9	PMT input Ch. 9	termination R
	RFN_9	Termination ref input Ch. 9	external, between pins
	RFin 10	PMT input Ch. 10	termination R
	RFN 10	Termination ref input Ch. 10	external, between pins
	RFin_11	PMT input Ch. 11	termination R
22	RFN_11	Termination ref input Ch. 11	external, between pins
23	RFin_12	PMT input Ch. 12	termination R
24	RFN_12	Termination ref input Ch. 12	external, between pins
	RFin_13	PMT input Ch. 13	termination R
26	RFN_13	Termination ref input Ch. 13	external, between pins
	RFin_14	PMT input Ch. 14	termination R
28	RFN_14	Termination ref input Ch. 14	external, between pins
29	RFin_15	PMT input Ch. 15	termination R
			external, between pins
	RFN_15	Termination ref input Ch. 15	
31	RFin_16	PMT input Ch. 16	termination R
31			termination R
31 32	RFin_16	PMT input Ch. 16	termination R
31 32 33	RFin_16 RFN_16	PMT input Ch. 16 Termination ref input Ch. 16	termination R
31 32 33 <b>34</b>	RFin_16 RFN_16 GND33	PMT input Ch. 16 Termination ref input Ch. 16  0V power (GND = VSS)	termination R
31 32 33 34 35	RFIn_16 RFN_16 GND33 VDD34	PMT input Ch. 16 Termination ref input Ch. 16 0V power (GND = VSS) 2.5V power (VDD)	termination R external, between pins
31 32 33 34 35 36	RFIn_16  RFN_16  GND33  VDD34  eSin	PMT input Ch. 16 Termination ref input Ch. 16  0V power (GND = VSS)  2.5V power (VDD)  Serial Input data	termination R external, between pins all bits, last = first
31 32 33 34 35 36 37	RFIn_16 RFN_16 GND33 VDD34 eSin eSCLK	PMT input Ch. 16 Termination ref input Ch. 16  0V power (GND = VSS) 2.5V power (VDD) Serial input data Serial clock advance Parallel clock load Serial Shift Out	termination R external, between pins all bits, last = first shift in each bit
31 32 33 34 35 36 37 38	RFIn_16 RFN_16 GND33 VDD34 eSin eSCLK ePCLK	PMT input Ch. 16 Termination ref input Ch. 16 OV power (GND = VSS) 2.5V power (VDD) Serial Input data Serial clock advance Parallel clock load	termination R external, between pins all bits, last = first shift in each bit transfer shifted data
31 32 33 34 35 36 37 38 39	RFin_16 RFN_16 GND33 VDD34 eSin eSCLK ePCLK eSHout GND39 VDD40	PMT input Ch. 16 Termination rel input Ch. 16 OV power (GND = VSS) 2.5V power (VDD) Serial input data Serial clock advance Parallel clock load Serial Shift Out OV power (GND = VSS) 2.5V power (VDD)	termination R external, between pins all bits, last = first shift in each bit transfer shifted data monitor output
31 32 33 34 35 36 37 38 39	RFIn_16 RFN_16 GND33 VDD34 eSin eSCLK ePCLK eSHout GND39	PMT input Ch. 16 Termination ref input Ch. 16 OV power (GND = VSS) 2.5V power (VDD) Serial input data Serial clock davance Parallel clock load Serial Shift Out OV power (GND = VSS)	termination R external, between pins all bits, last = first shift in each bit transfer shifted data
31 32 33 34 35 36 37 38 39 40 41 42	RFin_16 RFN_16 GND33 VDD34 eSin eSCLK ePCLK eSHout GND39 VDD40 eTRG_3 eTRG_4	PMT input Ch. 16 Termination rel input Ch. 16 OV power (GND = VSS) 2.5V power (VDD) Serial input data Serial clock advance Parallel clock load Serial Shift Out OV power (GND = VSS) 2.5V power (VDD)	termination R external, between pins all bits, last = first shift in each bit transfer shifted data monitor output
31 32 33 34 35 36 37 38 39 40 41 42	RFin_16 RFN_16 GND33 VDD34 eSin eSCLK ePCLK ePCLK eSHout GND39 VDD40 eTRG_3 eTRG_4 GND43	PMT input Ch. 16 Termination rel input Ch. 16 OV power (GND = VSS) 2.5V power (VDD) Serial input data Serial clock hoad Serial Serial Serial Clock hoad Serial Serial Clock Wash Serial Shift Out OV power (GND = VSS) 2.5V power (VDD) Trigger output #3 Trigger output #3 Trigger output #3	termination R external, between pins all bits, last = first shift in each bit transfer shifted data monitor output Ch. 9-12
31 32 33 34 35 36 37 38 39 40 41 42	RFin_16 RFN_16 GND33 VDD34 eSin eSCLK ePCLK eSHout GND39 VDD40 eTRG_3 eTRG_4 GND43	PMT input Ch. 16 Termination rel input Ch. 16 OV power (GND = VSS) 2.5V power (VDD) Serial input data Serial clock advance Parallel clock load Serial Shift Out OV power (GND = VSS) 2.5V power (VDD) Trigger output #3 Trigger output #4	termination R external, between pins all bits, last = first shift in each bit transfer shifted data monitor output Ch. 9-12 Ch. 13-16
31 32 33 34 35 36 37 38 39 40 41 42 43	RFin_16 RFN_16 GND33 VDD34 eSin eSCLK ePCLK ePCLK eSHout GND39 VDD40 eTRG_3 eTRG_4 GND43	PMT input Ch. 16 Termination rel input Ch. 16 OV power (GND = VSS) 2.5V power (VDD) Serial input data Serial clock hoad Serial Serial Serial Clock hoad Serial Serial Clock Wash Serial Shift Out OV power (GND = VSS) 2.5V power (VDD) Trigger output #3 Trigger output #3 Trigger output #3	termination R external, between pins all bits, last = first shift in each bit transfer shifted data monitor output Ch. 9-12
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46	RFIn_16 RFN_16 RFN_16 GND33 VDD34 eSin eSCLK eSHout GND39 VDD40 eTRG_3 eTRG_4 GND43 VDD44 eRD_CS_S0 eRD_CS_S1	PMT input Ch. 16  OV power (GND = VSS)  2.5V power (VDD)  Serial input data Serial clock advance Parallel clock load Serial Shift Out  OV power (SND = VSS)  2.5V power (VDD)  Tigger output #3  OV power (SND = VSS)  2.5V power (VDD)  Read Column Select Addr. 0  Read Column Select Addr. 1	termination R external, between pins all bits, last = first shift in each bit transfer shifted data monitor output  Ch. 9-12 Ch. 13-16  Selects Read Block
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 45 47	RFIn_16 RFN_16 GND33  **VDD34 eSin eSCLK eSHout GND39 **VDD40 eTRG_3 eTRG_4 GND43 **VDD44 eRD_CS_S10 eRD_CS_S10 eRD_CS_S10 eRD_CS_S12	PMT input Ch. 16 Termination rel input Ch. 16 To power (GND = VSS) 2.5V power (VDD) Serial input data Serial clock advance Parallel clock load Serial Shirt Out To power (SND = VSS) 2.5V power (VDD) Trigger output #3 Trigger output #3 Trigger output #4 Trigger outp	termination R external, between pins all bits, last = first shift in each bit transfer shifted data monitor output  Ch. 9-12 Ch. 13-16  Selects Read Block of 32
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48	RFIn_16 RFN_16 RFN_16 GND33 VDD34 eSin eSCLK ePCLK eSHout GND39 VDD40 eTRG_3 eTRG_4 GND43 VDD44 eRD_CS_S1 eRD_CS_S1 eRD_CS_S1 eRD_CS_S2 eRD_CS_S3	PMT input Ch. 16 Termination rel input Ch. 16 OV power (GND = VSS) 2.5V power (VDD) Serial input data Serial clock load Serial Serial Serial Serial Clock load Serial Serial Serial Serial Serial Serial Clock load Viny power (GND = VSS) 2.5V power (VDD) Trigger output #3 Trigger output #3 Trigger output #3 Trigger Output #3 Read Column Select Addr. 0 Read Column Select Addr. 1 Read Column Select Addr. 1 Read Column Select Addr. 2 Read Column Select Addr. 3	termination R external, between pins all bits, last = first shift in each bit transfer shifted data monitor output  Ch. 9-12 Ch. 13-16  Selects Read Block of 32 samples
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49	RFIn_16 RFN_16 GND33 VDD34 eSin eSicLK ePCLK ePCLK eSHout GND39 VDD40 eTRG_3 eTRG_4 GND43 VDD44 eRD_CS_S0 eRD_CS_S1 eRD_CS_S2 eRD_CS_S3 eRD_CS_S4	PMT input Ch. 16 Termination rel input Ch. 16 OV power (CND = VSS) 2.5V power (VDD) Serial input data Serial clock advance Parallel clock load Serial Shift Out OV power (SND = VSS) 2.5V power (VDD) Trigger output #3 Trigger output #3 Trigger output #4 OV power (VDD) Read Column Select Addr. 1 Read Column Select Addr. 2 Read Column Select Addr. 3 Read Column Select Addr. 3 Read Column Select Addr. 4	termination R external, between pins all bits, last = first shift in each bit transfer shifted data monitor output Ch. 9-12 Ch. 13-16  Selects Read Block of 32 samples for Willinson
31 32 33 34 35 36 37 38 39 40 41 42 43 45 46 47 48 49 50	RFIn_16 RFN_16 RFN_16 GND33 VDD34 eSin eSin eSHout GND39 VDD40 e1RG_3 e1RG_4 GND43 VDD44 eRD_CS_S0 eRD_CS_S1 eRD_CS_S1 eRD_CS_S4 eRD_CS_S4 eRD_CS_S4 eRD_CS_S4 eRD_CS_S4	PMT input Ch. 16 Termination rel input Ch. 16 OV power (GND = VSS) 2.5V power (VDD) Serial input data Serial clock advance Parallel clock load Serial Serial Serial County OV power (GND = VSS) 2.5V power (VDD) Trigger output #3 Trigger output #3 Trigger output #3 Trigger output #4 OV power (GND = VSS) 2.5V power (VDD) Read Column Select Addr. 0 Read Column Select Addr. 1 Read Column Select Addr. 3 Read Column Select Addr. 4 Read Column Select Addr. 5	termination R external, between pins all bits, last = first shift in each bit transfer shifted data monitor output  Ch. 9-12 Ch. 13-16  Selects Read Block of 32 samples
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51	RFIn_16 RFN_16 GND33 VDD34 eSCLK ePCLK eSHout GND39 VDD40 eTRG_3 eTRG_4 GND43 VDD41 eRD_CS_50 eRD_CS_51 eRD_CS_52 eRD_CS_54 eRD_CS_55 eRD_CS_54 eRD_CS_55	PMT input Ch. 16 Termination rel input Ch. 16 Of power (GND = VSS) 2.5V power (VDD) Serial input data Serial clock advance Parallel clock load Serial Shift Out Of power (SND = VSS) 2.5V power (VDD) Trigger output #3 Trigger output #3 Trigger output #4 Of power (SND = VSS) 2.5V power (VDD) Read Column Select Addr. 1 Read Column Select Addr. 2 Read Column Select Addr. 4 Read Column Select Addr. 4 Read Column Select Addr. 5 Of power (SND = VSS)	termination R external, between pins all bits, last = first shift in each bit transfer shifted data monitor output Ch. 9-12 Ch. 13-16  Selects Read Block of 32 samples for Willinson
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 51 51	RFIn_16 RFN_16 GND33 VDD34 eSin eSCLK ePCLK ePCLK VDD40 e1RG_3 e1RG_3 e1RG_4 GND43 VDD44 GND45 ERD_CS_50 eRD_CS_51 eRD_CS_51 eRD_CS_51 eRD_CS_55 e	PMT input Ch. 16 Termination rel input Ch. 16 OV power (GND = VSS) 2.5V power (VDD) Serial input data Serial clock advance Paralel clock bad Serial Serial Council Cou	termination R external, between pins all bits, last = first shift in each bit transfer shifted data monitor output Ch. 9-12 Ch. 13-16  Selects Read Block of 32 samples for Wilkinson
31 32 33 34 35 36 37 38 40 41 42 43 44 45 46 47 49 50 50	RFIn_16 RFN_16 GND33 VDD34 eSCIK eSFIN 6 eSCIK eSFINU eSFI	PMT input Ch. 16 Termination rel input Ch. 16 OV power (GND = VSS) 2.5V power (VDD) Serial input data Serial clock advance Parallel clock load Serial Shift Out OV power (SND = VSS) 2.5V power (VDD) Trigger output #3 Trigger output #3 OV power (SND = VSS) 2.5V power (VDD) Read Column Select Addr. 0 Read Column Select Addr. 1 Read Column Select Addr. 3 Read Column Select Addr. 4 Read Column Select Addr. 5 Read Column Select Addr. 6 Read Column Select Addr. 6 Read Column Select Addr. 7 Read Column Select Addr. 6 Read Column Select Addr. 7 Read Column Select	termination R external, between pins all bits, last = first shift in each bit transfer shifted data monitor output  Ch. 9-12 Ch. 13-16  Selects Read Block of 32 samples for Wilkinson Conversion  Counter to select
311322 333334 345366 366337 377388 39936 40444 41444 455466 46647 4774 48849 5005 5155 5255 5365 54466	RFIn_16 RFN_16 GND33 VDD34 eSCLK eSCLK eSCLK eSCHout GND39 VDD44 eRD_CS_SC eRD_CS_ERD_CS_ERD_CS_ERD_CS_ERD_CS eRD_CS_ERD_	PMT input Ch. 16 Termination rel input Ch. 16 OV power (GND = VSS) 2.5V power (VDD) Serial input data Serial clock advance Parallel clock load Serial Shirt Out OV power (GND = VSS) 2.5V power (VDD) Trigger output #3 Trigger output #3 Trigger output #4 OV power (GND = VSS) 2.5V power (VDD) Read Column Select Addr. 1 Read Column Select Addr. 2 Read Column Select Addr. 4 Read Column Select Addr. 5 OV power (GND = VSS) 2.5V power (VDD) Write Address Increment Clock Clear Wite Address Counter	all bits, last = first shift in each bit transfer shifted data monitor output  Ch. 9-12 Ch. 13-16  Selects Read Block of 32 samples for Wildinson Conversion  Counter to select group of 32 to write
3113223333334433353663377738883399339934004414243434444455555552553345555555555555	RFIn_16 RFN_16 GND33 VDD34 SSCIK GSICH GSCIK GSHOUT GND39 VDD40 GIRG_3 VDD40 GIRG_3 GND39 VDD40 GRC_3 GND39 GND39 GND39 GND39 GND39 GND31 GND39 GND31	PMT input Ch. 16 Termination rel input Ch. 16 OV power (GND = VSS) 2.5V power (VDD) Serial input data Serial clock advance Parallel clock load Serial Shift Out OV power (GND = VSS) 2.5V power (VDD) Trigger output #3 OV power (GND = VSS) 2.5V power (VDD) Trigger output #3 OV power (GND = VSS) 2.5V power (VDD) Read Column Select Addr. 1 Read Column Select Addr. 2 Read Column Select Addr. 4 Read Column Select Addr. 5 OV power (GND = VSS) 2.5V power (VDD) Write Address Increment Clock Clear Write Address Counter Pulse to transfer samples to store	all bits, last = first shift in each bit transfer shifted data monitor output  Ch. 9-12 Ch. 13-16  Selects Read Block of 32 samples for Wilkinson Conversion  Courter to select group of 32 to write Hertzekk_ehold
311 3223 333 344 355 366 339 399 400 411 444 455 466 477 488 499 500 505 505 505 505 505 505 505 505 5	RFIn_16 RFN 16 GND33 VDD34 eSCLK eSHoul GND39 VDD40 eSCLK eSHoul GND39 VDD40 eIRG_3 eIRG_4 GND43 VDD44 eRD_CS_50 eRD	PMT input Ch. 16 Termination rel input Ch. 16 To y power (GND = VSS) 2.5V power (VDD) Serial input data Serial clock advance Parallel clock load Serial Shirt Out To y power (SND = VSS) 2.5V power (VDD) Trigger output #3 Trigger output #3 Trigger output #3 Trigger output #4 Trigger	all bits, last = first shift in each bit transfer shifted data monitor output  Ch. 9-12 Ch. 13-16  Selects Read Block of 32 samples for Wildinson Conversion  Courter to select group of 32 to write Hetrack(L=hold global
3113223333334403555555555555555555553233323333333333	RFIn_16 RFN_16 GND33 VDD34 SSI SSI SSI SSI SSI SSI SSI SSI SSI SS	PMT input Ch. 16 Termination rel input Ch. 16 OV power (GND = VSS) 2.5V power (VDD) Serial input data Serial clock advance Parallel clock load Serial Shift Out OV power (SND = VSS) 2.5V power (VDD) Trigger output #3 OV power (SND = VSS) 2.5V power (VDD) Read Column Select Addr. 0 Read Column Select Addr. 1 Read Column Select Addr. 3 Read Column Select Addr. 3 Read Column Select Addr. 5 OV power (SND = VSS) 2.5V power (VDD) Write Address Increment Clock Clear Write Address Counter Pulse to transfer samples to store Enable Write procedure Staff Wilkinson Conversion	all bits, last = first shift in each bit transfer shifted data monitor output  Ch. 9-12 Ch. 13-16  Selects Read Block of 32 samples for Wilkinson Conversion  Counter to select group of 32 to write H-trackk_=hidd global 16 Ch. X 32 samples 16 ch. X 32 samples 50 to write 16 ch. X 32 samples 31 to write 17 counter to select 18 ch. X 32 samples 16
311 322 333 344 355 366 339 399 400 411 422 433 445 466 477 477 499 505 505 505 505 505 505 505 505 505 5	RFIn_16 RFN 16 GND33 VDD34 eSCI K eSHout eSCI K eSHout GND39 eSCI K eSHout eSCI K eSHout eSCI K eSHout eSCI K eSHout eSCI C eSCI	PMT input Ch. 16  Termination rel input Ch. 16  To y power (CND = VSS)  2.5V power (VDD)  Serial input data  Serial clock advance  Parallel clock load  Serial Shift Out  Trigger output #3  Trigger output #3  Trigger output #3  Trigger output #4  Trigger output	all bits, last = first shift in each bit transfer shifted data monitor output  Ch. 9-12 Ch. 13-16  Selects Read Block of 32 samples for Wildinson Conversion  Courter to select group of 32 to write Hetrack(L=hold global
311 322 333 344 355 366 339 399 400 411 422 433 445 466 477 477 499 505 505 505 505 505 505 505 505 505 5	RFIn_16 RFN_16 GND33 VDD34 SSI SSI SSI SSI SSI SSI SSI SSI SSI SS	PMT input Ch. 16 Termination rel input Ch. 16 OV power (GND = VSS) 2.5V power (VDD) Serial input data Serial clock advance Parallel clock load Serial Shift Out OV power (SND = VSS) 2.5V power (VDD) Trigger output #3 OV power (SND = VSS) 2.5V power (VDD) Read Column Select Addr. 0 Read Column Select Addr. 1 Read Column Select Addr. 3 Read Column Select Addr. 3 Read Column Select Addr. 5 OV power (SND = VSS) 2.5V power (VDD) Write Address Increment Clock Clear Write Address Counter Pulse to transfer samples to store Enable Write procedure Staff Wilkinson Conversion	all bits, last = first shift in each bit transfer shifted data monitor output  Ch. 9-12 Ch. 13-16  Selects Read Block of 32 samples for Wilkinson Conversion  Counter to select group of 32 to write H-trackk_=hidd global 16 Ch. X 32 samples 16 ch. X 32 samples 50 to write 16 ch. X 32 samples 31 to write 17 counter to select 18 ch. X 32 samples 16
311 322 333 344 355 366 399 401 422 445 466 477 484 499 505 515 525 535 546 556 566 569 569 569 569 569 569 569 56	RFIn_16 RFN_16 GND33 VDD34 eSCLK eSFlout GND39 VDD40 eTRG_3 eTRG_4 GND39 VDD40 eTRG_3 eTRG_4 GND39 VDD41 eRD_CS_S2 eRD_CS_S30 eRD_CS	PMT input Ch. 16 Termination rel input Ch. 16 Of power (GND = VSS) 2.5V power (VDD) Serial input data Serial clock advance Parallel clock load Serial Shift Out Of power (NDD = VSS) 2.5V power (VDD) Trigger output #3 Trigger output #3 Trigger output #3 Trigger output #4 Of power (SND = VSS) 2.5V power (VDD) Read Column Select Addr. 1 Read Column Select Addr. 2 Read Column Select Addr. 2 Read Column Select Addr. 5 Of power (SND = VSS) 2.5V power (VDD) Write Address Increment Clock Clear Write Address Increment Clock Clear Write Address Counter Pulse to transfer samples to store Enable Write procedure Start Willkinson Courters Of power (SND = VSS)	termination R external, between pins all bits, last = first shift in each bit transfer shifted data monitor output  Ch. 9-12 Ch. 13-16  Selects Read Block of 32 samples for Wilkinson Conversion  Courter to select group of 32 to write H=trackk_=hidd global 16 Ch. X 32 samples
311 322 333 344 355 366 377 388 399 401 411 444 455 500 555 565 565 566 577 588 599 690 661	RFIn_16 RFN_16 GND33 VDD34 SSN GSN GSN GSN GSN GSN GSN GSN GSN GSN	PMT input Ch. 16  OV power (GND = VSS)  2.5V power (VDD)  Serial input data Serial clock advance Parallel clock load Serial Shift Out V power (GND = VSS)  2.5V power (VDD)  Trigger output #4  OV power (GND = VSS)  2.5V power (VDD)  Read Column Select Addr. 0  Read Column Select Addr. 1  Read Column Select Addr. 2  Read Column Select Addr. 3  Read Column Select Addr. 3  Read Column Select Addr. 3  Read Column Select Addr. 5  OV power (GND = VSS)  2.5V power (VDD)  Write Address Increment Clock Clear Write Address Counter  Pulse to transfer samples to store Enable Write procedure  Staff Wilkinson Conversion Clear Wilkinson Conversion Converted Sample Addr select #50	termination R external, between pins all bits, last = first shift in each bit transfer shifted data monitor output  Ch. 9-12 Ch. 13-16  Selects Read Block of 32 samples for Wilkinson Conversion  Courter to select group of 32 to write H=trackk_=hidd global 16 Ch. X 32 samples
311 322 333 344 355 366 399 401 411 422 433 444 455 466 505 505 505 505 506 606 606 606 606 6	RFIn_16 RFN_16 GND33 VDD34 eSIn eSCLK eSHout GND39 VDD40 e1RG_3 e1RG_4 GND39 VDD40 e1RG_3 e1RG_3 e1RG_6 GND39 VDD40 eRD_CS_50	PMT input Ch. 16  Termination ref input Ch. 16  OV power (CND = VSS)  2.5V power (VDD)  Serial input data Serial clock advance Parallel clock load Serial Shift Out  OV power (SND = VSS)  2.5V power (VDD)  Trigger output #3  Trigger output #3  Trigger output #4  OV power (SND = VSS)  2.5V power (VDD)  Read Column Select Addr. 0  Read Column Select Addr. 1  Read Column Select Addr. 1  Read Column Select Addr. 2  Read Column Select Addr. 2  Read Column Select Addr. 3  Read Column Select Addr. 5  The Sele	all bits, last = first shift in each bit transfer shifted data monitor output  Ch. 9-12 Ch. 13-16  Selects Read Block of 32 samples for Wilkinson Conversion  Courter to select group of 32 to write Hertzack.—Hertzack.
311 322 333 344 355 366 399 401 411 422 433 444 455 466 505 505 505 505 506 606 606 606 606 6	RFIn_16 RFN_16 GND33 VDD34 eSIn eSCLK eSHout GND39 VDD40 e1RG_3 e1RG_4 GND39 VDD40 e1RG_3 e1RG_3 e1RG_6 GND39 VDD40 eRD_CS_50	PMT input Ch. 16  OV power (GND = VSS)  2.5V power (VDD)  Serial input data Serial clock advance Parallel clock load Serial Shift Out V power (GND = VSS)  2.5V power (VDD)  Trigger output #4  OV power (GND = VSS)  2.5V power (VDD)  Read Column Select Addr. 0  Read Column Select Addr. 1  Read Column Select Addr. 2  Read Column Select Addr. 3  Read Column Select Addr. 3  Read Column Select Addr. 3  Read Column Select Addr. 5  OV power (GND = VSS)  2.5V power (VDD)  Write Address Increment Clock Clear Write Address Counter  Pulse to transfer samples to store Enable Write procedure  Staff Wilkinson Conversion Clear Wilkinson Conversion Converted Sample Addr select #50	all bits, last = first shift in each bit transfer shifted data monitor output  Ch. 9-12 Ch. 13-16  Selects Read Block of 32 samples for Wilkinson Conversion  Courter to select group of 32 to write Hertzack.—Hertzack.


Pin#	Pin Name	Connection type	Comments
	eSmplSel_S1	Converted sample Addr select #1	
	eSmplSI_Arry	Enable any samples	off during convII
	VDD67	2.5V power (VDD)	
	GND68	0V power (GND = VSS)	
69	eDO_16	Serial Data Out Ch. 16	MSB to LSB
	eDO_15 eDO_14	Serial Data Out Ch. 15 Serial Data Out Ch. 14	MSB to LSB
	eDO_14 eDO_13	Serial Data Out Ch. 14 Serial Data Out Ch. 13	IVISD TO LSD
73	eDO_13	Serial Data Out Ch. 13	MSB to LSB
74	eDO_11	Serial Data Out Ch. 11	MISD TO ESD
75	eDO_10	Serial Data Out Ch. 10	MSB to LSB
	eDO_9	Serial Data Out Ch. 9	
	VDD77	2.5V power (VDD)	
	GND78	0V power (GND = VSS)	
	eSR_Clear	Clear data Shift Reg	not required
	eSR_Clock	Advance Shift Register data	or load, depending:
	eSR_SEL	Select SR_Clock behaviour	L=SR; H=Load
	VDD82	2.5V power (VDD)	
83	GND83	0V power (GND = VSS)	11001-1-05
	eDO_8	Serial Data Out Ch. 8	MSB to LSB
	eDO_7 eDO_6	Serial Data Out Ch. 7 Serial Data Out Ch. 6	MSB to LSB
	eDO_6 eDO_5	Serial Data Out Ch. 5	MOD IO LOD
	eDO_5	Serial Data Out Ch. 5	MSB to LSB
89	eDO_3	Serial Data Out Ch. 3	11100 10 200
	eDO_2	Serial Data Out Ch. 2	MSB to LSB
	eDO_1	Serial Data Out Ch. 1	
	VDD92	2.5V power (VDD)	
	GND93	0V power (GND = VSS)	
	eTSTout	Wilkinson clock monitor	WCLK/2^12
	eTST_BOICLR	Overloaded Boin and CLR	WCLK monitor
96	eTST_Start	Start Wilkinson clock monitor	
	VDD97	2.5V power (VDD)	
98	Vdly	Monitor for WCLK delay	set by int. DAC
98 99	Vdly RegCLR	Monitor for WCLK delay Global Registers Clear	clear all registers
98 99 100	Vdly RegCLR eRD_ENA	Monitor for WCLK delay Global Registers Clear Enable ReadOut	
98 99 100 101	Vdly RegCLR eRD_ENA GND101	Monitor for WCLK delay Global Registers Clear Enable ReadOut 0V power (GND = VSS)	clear all registers
98 99 100 101 102	Vdly RegCLR eRD_ENA GND101 VDD102	Monitor for WCLK delay Global Registers Clear Enable ReadOut 0V power (GND = VSS) 2.5V power (VDD)	clear all registers off = no comp
98 99 100 101 102 103	Vdly RegCLR eRD_ENA GND101 VDD102 eRD_RS_S2	Monitor for WCLK delay Global Registers Clear Enable ReadOut OV power (GND = VSS) 2.5V power (VDD) Select Row Read Addr #2	clear all registers
98 99 100 101 102 103 104	Vdly RegCLR eRD_ENA GND101 VDD102	Monitor for WCLK delay Global Registers Clear Enable ReadOut 0V power (GND = VSS) 2.5V power (VDD) Select Row Read Addr #2 Select Row Read Addr #1	clear all registers off = no comp
98 99 100 101 <b>102</b> 103 104 105	Vdly RegCLR eRD_ENA GND101 VDD102 eRD_RS_S2 eRD_RS_S1	Monitor for WCLK delay Global Registers Clear Enable ReadOut OV power (GND = VSS) 2.5V power (VDD) Select Row Read Addr #2	clear all registers off = no comp MSB
98 99 100 101 102 103 104 105 106	Vdly RegCLR eRD_ENA GND101 VDD102 eRD_RS_S2 eRD_RS_S1 eRD_RS_S0 GND106 VDD107	Montor for WCLK delay Global Registers Clear Enable ReadOut DV power (GNID = VSS) 2-VV power (VDD) Select Row Read Addr #2 Select Row Read Addr #3 Select Row Read Addr #4 Select Row Read Addr #4 Select Row Read Addr #0 DV power (GNID = VSS) 2-VV power (VDD)	clear all registers off = no comp MSB
98 99 100 101 102 103 104 105 106	Vdly RegCLR eRD_ENA GND101 VDD102 eRD_RS_S2 eRD_RS_S1 eRD_RS_S0 GND106 VDD107	Montor for WCLK delay Global Registers Clear Enable ReadOut DV power (GNID = VSS) 2-VV power (VDD) Select Row Read Addr #2 Select Row Read Addr #3 Select Row Read Addr #4 Select Row Read Addr #4 Select Row Read Addr #0 DV power (GNID = VSS) 2-VV power (VDD)	clear all registers off = no comp  MSB  LSB
98 99 100 101 102 103 104 105 106 107	Vdly RegCLR eRD_ENA GND101 VDD102 eRD_RS_S2 eRD_RS_S1 eRD_RS_S0 GND106	Montor for WCLK delay Global Registers Clear Enable ReadOut 0V power (GND = VSS) 2.5V power (VDD) Select Row Read Addr #1 Select Row Read Addr #1 Select Row Read Addr #0 0V power (GND = VSS)	clear all registers off = no comp MSB
98 99 100 101 102 103 104 105 106 107 108	Vdly RegCLR eRD_ENA GND101 VDD102 eRD_RS_S2 eRD_RS_S1 eRD_RS_S0 GND106 VDD107 eRamp GND109 Vdischarge	Montor for WCLK delay Global Registers Clear Enable ReadOut 0V power (GNID = VSS) 25V power (VDD) Select Row Read Addr #2 Select Row Read Addr #3 Select Row Read Addr #1 Select Row Read Addr #0 0V power (GNID = VSS) 25V power (VDD) Wilkinson Ramp control 0V power (GNID = VSS) Wilkinson Ramp Start voltage	clear all registers off = no comp  MSB  LSB  H=Ramp; L=Vdisc set by int. DAC
98 99 100 101 102 103 104 105 106 107 108 109	Vdly RegCLR RED ENA GND101 VDD102 RED ERD RS_S1 RED RS_S0 GND106 VDD107 REAMP GND109 Vdlscharge RampMon	Montor for WCLK delay  Global Registers Clear  Enable ReadOut  OV power (SND = VSS)  2.5V power (VDD)  Select Row Read Addr #2  Select Row Read Addr #3  Select Row Read Addr #4  Select Row Read Addr #0  OV power (SND = VSS)  2.5V power (VDD)  Wildinson Ramp control  OV power (GND = VSS)  Wildinson Ramp Start voltage  Buffered copy of Wilk Ramp	clear all registers off = no comp  MSB  LSB  H=Ramp; L=Vdisc set by int. DAC direct observation
98 99 100 101 101 102 103 104 105 106 107 108 109 110 111	Vdly RegCLR RegCLR ROPENA GND101 VDD102 RED_RS_S2 RED_RS_S1 RED_RS_S0 RED_RS_S0 RED_RS_S0 VDD107 Reamp GND106 VDD107 Vdischarge RampMon ISEL	Montor for WCLK delay Global Register Clear Enable ReadOut 07 power (SND = VSS) Z-SV power (VDD) Select Row Read Addr #2 Select Row Read Addr #3 Select Row Read Addr #3 Ov power (SND = VSS) Z-SV power (VDD) Wikinson Ramp cortrol 07 power (GND = VSS) Wikinson Ramp Start voltage Buffered copy of Wilk Ramp in Montor for Wilk Ramp i (V out)	clear all registers off = no comp  MSB  LSB  H=Ramp: L=Vdisc set by int. DAC direct observation set by int. DAC
98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113	Vdly RegCLR eRD_ENA GND101 VDD102 eRD_RS_S2 eRD_RS_S1 eRD_RS_S0 GND106 VDD107 eRamp GND109 Vdlscharge RampMon ISEL VrampRef	Montor for WCLK delay  Global Registers Clear  Enable ReadOut  OV power (SND = VSS)  2.5V power (VDD)  Select Row Read Addr #2  Select Row Read Addr #3  Select Row Read Addr #4  Select Row Read Addr #3  OV power (SND = VSS)  2.5V power (VDD)  Wilkinson Ramp cortrol  OV power (SND = VSS)  Wilkinson Ramp Start voltage  Buffered copy of Wilk Ramp I (V out)  Charging node  Michael Row Power  Mi	clear all registers off = no comp  MSB  LSB  H=Ramp; L=Vdisc set by int. DAC direct observation
98 99 1000 1011 102 103 104 105 106 107 108 110 111 111 112 113 114	Vdly RegCLR RegCLR RED_ENA GND101 VDD102 RED_RS_S2 RED_RS_S1 GND106 VDD107 Reamp GND109 Vdischarge RampMon ISEL VrampRef GND114	Montor for WCLK delay dlobal Registers Clear Enable ReadOut 0V power (SND = VSS) 2.5V power (VDD) Select Row Read Addr #2 Select Row Read Addr #3 Select Row Read Addr #3 Select Row Read Addr #3 OV power (SND = VSS) 2.5V power (VDD) Wikinson Ramp cortrol 0V power (SND = VSS) Wikinson Ramp Start voltage Buffered copy of Wilk Ramp Montor for Wilk Ramp I (V out) Charging node 0V power (SND = VSS)	clear all registers off = no comp  MSB  LSB  H=Ramp: L=Vdisc set by int. DAC direct observation set by int. DAC
98 99 1000 1011 102 103 104 105 106 107 108 109 110 111 111 112 113 114 115	Vdby RegCLR eRD_ENA GND101 WDD102 eRD_RS_S2 eRD_RS_S1 eRD_RS_S0 GND106 WDD107 eRamp GND109 Vdischarge RampMon ISEL VrampRef GND114 WDD115	Montor for WCLK delay Global Registers Clear Enable ReadOut OV power (GND = VSS) 2.5V power (VDD) Select Row Read Addr #2 Select Row Read Addr #3 Select Row Read Addr #4 Select Row Read Addr #3 OV power (GND = VSS) 2.5V power (VDD) Wikinson Ramp cortrol OV power (GND = VSS) Wikinson Ramp Start village Buffered copy of Wilk Ramp Montor for Wilk Ramp (V out) Charging node OV power (GND = VSS) 2.5V power (VDD)	clear all registers off = no comp  MSB LSB  H=Ramp; L=Vdisc set by int. DAC direct observation set by int. DAC 50-100pF typ
98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116	Vdly RegCLR eRD ENA GND101 VDD102 eRD_RS_S2 eRD_RS_S1 eRD_RS_S0 GND106 VDD107 eRamp GND109 Vdischarge RampMon ISEL VDD115 eTRGmon	Montor for WCLK delay  Global Registers Clear  Enable ReadOut  0V power (SND = VSS)  2.5V power (VDD)  Select Row Read Addr #2  Select Row Read Addr #3  Select Row Read Addr #4  Select Row Read Addr #3  0V power (SND = VSS)  2.5V power (VDD)  Wilkinson Ramp confrol  0V power (SND = VSS)  Wilkinson Ramp Start voltage  Buffered copy of Wilk Ramp  Montor for Wilk Ramp I (V out)  Charging node  0V power (SND = VSS)  2.5V power (VDD)   2.5V power (VDD)  Milkinson Ramp Start voltage  0V power (SND = VSS)  2.5V power (VDD)  2.5V power (VDD)  Montot ringger channel output	clear ail registers off = no comp  MSB LSB  H=Ramp; L=Vdisc set by irt. DAC direct observation set by irt. DAC 50-100pF typ putse output
98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116	Vdly RegCLR eRD_ENA GND101 VDD102 eRD_RS_S1 eRD_RS_S1 eRD_RS_S1 eRD_RS_S0 GND106 VDD107 eRamp GND109 Vdlischarge RampMon ISEL VrampRef GND115 eTRGmon eRCO_SSPout	Montor for WCLK delay Global Registers Clear Enable ReadOut OV power (GND = VSS) 2.5V power (VDD) Select Row Read Addr #2 Select Row Read Addr #3 Select Row Read Addr #4 Select Row Read Addr #4 Select Row Read Addr #0 OV power (GND = VSS) 2.5V power (VDD) Wikinson Ramp control OV power (GND = VSS) Wikinson Ramp Start voltage buffered copy of Wilk Ramp Montor for Wilk Ramp I (V out) Chraging node OV power (GND = VSS) 2.5V power (VDD) Montor trigger channel output Montor trigger channel output FCC or SSPOut for limbase	clear all registers off = no comp  MSB LSB  H=Ramp; L=Vdisc set by int. DAC direct observation set by int. DAC 50-100pF typ  pulse output monitoring
98 99 100 101 102 103 104 105 106 107 108 110 111 112 113 114 115 116 117 117	Vdly RegCLR ReD ENA GND101 VDD102 RED_RS_S2 RED_RS_S1 RED_RS_S0 GND105 VDD107 Reamp GND109 Vdischarge RampMon ISEL VDD114 VDD115 eTRG_mon eRCD_SSPout eTRG_16	Montor for WCLK delay  Global Registers Clear  Enable ReadOut  Of power (SND = VSS)  2.5V power (VDD)  Select Row Read Addr #2  Select Row Read Addr #3  Select Row Read Addr #4  Select Row Read Addr #6  Of power (SND = VSS)  2.5V power (VDD)  Wildrison Ramp control  Of power (GND = VSS)  Wildrison Ramp Start voltage  Buffered copy of Wilk Ramp  Montor for Wilk Ramp (V out)  Charging node  Of power (SND = VSS)  2.5V power (VDD)  Montor Ingger channel output  RCO or SSPout for timebase  Trigger cutput – any channel	clear all registers off = no comp  MSB LSB  H=Ramp; L=Vdisc set by int, DAC direct observation set by int, DAC 50-100pF typ pulse output monitoring Ch. 1-16
98 99 100 101 102 103 104 105 106 107 108 109 110 111 111 113 114 115 116 117 118 119	Vdiy RegCLR eRD ENA GND101 VDD102 eRD_RS_S1 eRD_RS_S1 eRD_RS_S0 GND105 VDD107 eRamp GND109 Vdischarge RampMon ISEL VDD114 VDD114 VDD115 eTRGmon eRCO_SSPout eTRG_16 eTRG_2	Montor for WCLK delay Global Registers Clear Enable ReadOut OV power (GND = VSS) 2.5V power (VDD) Select Row Read Addr #2 Select Row Read Addr #3 Select Row Read Addr #3 Select Row Read Addr #3 OV power (GND = VSS) 2.5V power (VDD) Wikinson Ramp control OV power (GND = VSS) Wikinson Ramp Start vollage Buffered copy of Wilk Ramp Montlor for Wilk Ramp I (V out) Charging node OV power (GND = VSS) 2.5V power (VDD) Montor frigger channel output RCO or SSPout for timebase Trigger output — any channel Trigger output #2	clear all registers off = no comp  MSB LSB  H=Ramp; L=Vdisc set by int. DAC direct observation direct observation pulse output monitoring Ch. 1-16 Ch. 5-8
98 99 100 101 102 103 104 105 106 107 110 111 111 111 111 115 116 117 118 119 129	Vdly RegCLR eRD ENA GND101 VD0102 eRD_RS_S2 eRD_RS_S1 eRD_RS_S0 GND105 VD0107 eRampMon ISEL VD0114 VD0115 eTRG_RS_D0114 VD0115 eTRG_RS_D016 eTRG_S0 eTRG_16 eTRG_2 eTRG_1	Montor for WCLK delay Global Registers Clear Enable ReadOut 00 Opporer (SND = VSS) 02.50ver (WDD) Select Row Read Addr #2 Select Row Read Addr #3 Select Row Read Addr #4 Select Row Read Addr #3 Ov power (SND = VSS) 02.50v power (VDD) Wildrison Ramp control Ov power (SND = VSS) Wildrison Ramp Start voltage Buffered copy of Wilk Ramp Montor for Wilk Ramp (V out) Charging node 01 power (SND = VSS) 2.50v power (VDD) Wildrison Ramp Start voltage Buffered copy of Wilk Ramp Montor for Wilk Ramp Montor for Wilk Ramp Montor of Wilkramp Montor Tingger channel output RCO or SSPout for timebase Trigger output #2 Trigger output #2 Trigger output #2 Trigger output #1	clear all registers off = no comp  MSB LSB  H=Ramp; L=Vdisc set by int, DAC direct observation set by int, DAC 50-100pF typ pulse output monitoring Ch. 1-16
98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 120 120	Vdly RegCLR eRD_ENA GND101 VDD102 eRD_RS_S2 eRD_RS_S1 eRD_RS_S0 GND106 VDD107 eRamp GND109 Vdischarge RampMon ISEL VrampMon ISEL VrampMor ISEL VrampRef GND114 VDD115 e1TRG_16 e1TRG_16 e1TRG_2 e1TRG_1 e1TRG_16 e1TRG_2 e1TRG_1	Montor for WCLK delay Global Registers Clear Enable ReadOut 0V power (SND = VSS) 2.5V power (VDD) Select Row Read Addr #2 Select Row Read Addr #3 Select Row Read Addr #4 Select Row Read Addr #3 Ov power (SND = VSS) 2.5V power (VDD) Wikinson Ramp control 0V power (SND = VSS) Wikinson Ramp Start vollage Buffered copy of Wilk Ramp Montor for Wilk Ramp I (V out) Charging node 0V power (GND = VSS) 2.5V power (VDD) Montor Ingger channel output RCO or SSPout for timebase Trigger output — any channel Trigger output #2 Trigger output #2 Trigger output #1	clear all registers off = no comp  MSB LSB  H=Ramp; L=Vdisc set by int. DAC direct observation set by int. DAC 50-100pF byp  pulse cutput monitoring Ch. 1-16 Ch. 5-8 Ch. 1-4
98 99 99 100 101 101 102 103 104 105 106 107 111 112 113 114 115 116 117 118 119 120 121 122 122 122 122 122 122 122 122	Vdly RegCLR eRD ENA GND101 VDD102 eRD RS S2 eRD RS S1 eRD RS S0 GND105 VDD107 eRampMon ISEL VDD114 VDD115 eTRGmon eRCO_SSPout eTRG_16 eTRG_1 GND1021 GND1011 FRG_16 eTRG_1 GND1011 FRG_16 eTRG_1 GND1021 FRG_16 eTRG_1 GND1021	Montor for WCLK delay Global Registers Clear Enable ReadOut OV power (GND = VSS) 2.5V power (VDD) Select Row Read Addr #2 Select Row Read Addr #3 Select Row Read Addr #4 Select Row Read Addr #3 OV power (GND = VSS) 2.5V power (VDD) Wilkinson Ramp Start voltage Buffered copy of Wilk Ramp (V out) Charging node OV power (GND = VSS) Wilkinson Ramp Start voltage Buffered copy of Wilk Ramp (V out) Charging node OV power (GND = VSS) 2.5V power (VDD) Montor trigger channel output RCO or SSPout for timebase Trigger output #2 Trigger output #2 Trigger output #2 Trigger output #3 Trigger outp	clear all registers off = no comp  MSB LSB  H=Ramp; L=Vdisc set by int. DAC direct observation direct observation pulse output monitoring Ch. 1-16 Ch. 5-8
98 99 99 100 101 101 102 102 102 102 102 102 102	Vdly RegCLR eRD_ENA GND101 VDD102 eRD_RS_S2 eRD_RS_S1 eRD_RS_S0 GND106 VDD107 eRamp GND109 Vdlscharge RampMon ISEL VrampRef GND114 VDD115 eTRG_10 eTRG_10 eTRG_1 GND121 VaojiN VdD0123	Montor for WCLK delay Global Registers Clear Enable ReadOut OV power (GND = VSS) 25V power (VDD) Select Row Read Addr #2 Select Row Read Addr #3 Select Row Read Addr #4 Select Row Read Addr #3 OV power (GND = VSS) 25V power (VDD) Wikinson Ramp control OV power (GND = VSS) Wikinson Ramp control OV power (GND = VSS) Wikinson Ramp Start vollage Buffered copy of Wilk Ramp Montor for Wilk Ramp (V out) Charging node OV power (GND = VSS) 25V power (VDD) Montor Intiger channel output RCO or SSPoot for timebase Trigger output — any channel Trigger output #2 Trigger output #2 Trigger output #2 Trigger output #3 Sampling NMOS current Ad 25V power (VDD) Sampling NMOS current Ad	clear all registers off = no comp  MSB LSB  H=Ramp; L=Vdisc set by int. DAC direct observation set by int. DAC 50-100pF byp  pulse cutput monitoring Ch. 1-16 Ch. 5-8 Ch. 1-4
98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124	Vdly RegCLR eRD ENA GND101 VDD102 eRD RS S2 eRD RS S1 eRD RS S0 GND105 VDD107 eRampMon ISEL VDD114 VDD115 eTRGmon eRCO_SSPout eTRG_16 eTRG_1 GND1021 GND1011 FRG_16 eTRG_1 GND1011 FRG_16 eTRG_1 GND1021 FRG_16 eTRG_1 GND1021	Montor for WCLK delay Global Registers Clear Enable ReadOut OV power (GND = VSS) 2.5V power (VDD) Select Row Read Addr #2 Select Row Read Addr #3 Select Row Read Addr #4 Select Row Read Addr #3 OV power (GND = VSS) 2.5V power (VDD) Wilkinson Ramp Start voltage Buffered copy of Wilk Ramp (V out) Charging node OV power (GND = VSS) Wilkinson Ramp Start voltage Buffered copy of Wilk Ramp (V out) Charging node OV power (GND = VSS) 2.5V power (VDD) Montor trigger channel output RCO or SSPout for timebase Trigger output #2 Trigger output #2 Trigger output #2 Trigger output #3 Trigger outp	clear all registers off = no comp  MSB LSB  H=Ramp; L=Vdisc set by int. DAC direct observation set by int. DAC 50-100pF typ  pulse output monitoring Ch. 1-16 Ch. 5-8 Ch. 1-4  int/ext
98 99 100 100 101 102 103 104 105 106 107 108 109 110 111 111 113 114 115 116 117 118 119 120 120 121 122 122 123 124 124 125	Vdly RegCLR eRD ENA GND101 VDD102 eRD RS S2 eRD RS S1 eRD RS S1 eRD RS S0 OND106 VDD107 eRampMon ISEL VDD107 eRampMon ISEL ERAMPMON ERAMP ERAMPMON ERCO SSPout eTRG 16 eTRG 2 eTRG 1 GND121 VDG19 VDG19 VDG19 ETRG 1 GND121 VDG19 VDG19 VDG19 VDG19 ETRG 1 GND121 VDG19	Montor for WCLK delay Global Registers Clear Enable ReadOut OV power (GND = VSS) 2.5V power (VDD) Select Row Read Addr #2 Select Row Read Addr #3 Select Row Read Row	clear ail registers off = no comp  MSB LSB  H=Ramp; L=Vdisc set by irt. DAC direct observation set by irt. DAC 50-100pF typ  pulse output monitoring Ch. 1-16 Ch. 5-8 Ch. 1-4 inflext inflext inflext inflext
98 99 100 101 102 103 104 105 106 106 107 108 110 111 111 112 113 114 115 116 117 117 118 119 120 121 121 121 121 122 123 124 125 126 126 127 127 128 128 128 128 128 128 128 128 128 128	Vdly RegCLR eRD ENA GND101 VD0102 eRD_RS_S2 eRD_RS_S1 eRD_RS_S1 eRD_RS_S0 GND106 VD0107 eRamp GND109 Vdischarge RampMon ISEL VD0114 VD0115 eTRG_MS_S0 eTRG_MS_MS_S0 eTRG_MS_MS_MS_S0 eTRG_MS_MS_MS_MS_S0 eTRG_MS_MS_MS_MS_MS_MS_MS_MS_MS_MS_MS_MS_MS_	Montor for WCLK delay Global Registers Clear Enable ReadOut OV power (SND = VSS) 2.5V power (VDD) Select Row Read Addr #2 Select Row Read Addr #3 Select Row Read Addr #3 Select Row Read Addr #3 OV power (SND = VSS) 2.5V power (VDD) Wildrison Ramp control OV power (SND = VSS) Wildrison Ramp Start voltage Buffered copy of Wilk Ramp Montor for Wilk Ramp I (V out) Charging node OV power (SND = VSS) 2.5V power (VDD) Wildrison Ramp Start voltage Buffered copy of Wilk Ramp Montor for Wilk Ramp (V out) Charging node OV power (SND = VSS) 2.5V power (VDD) Montor trigger channel output RCO or SSPout for timebase Trigger output #2 Trigger output #2 Trigger output #1 OV power (SND = VSS) Sampling NMOS current Ad Sample STONE P	clear all registers off = no comp  MSB LSB  H=Ramp; L=Vdisc set by int. DAC direct observation set by int. DAC 50-100pF typ  pulse output monitoring Ch. 1-16 Ch. 5-8 Ch. 1-4  int/ext

PadRing

# **Connection Diagram**








**Available Packaging** 


The currently available TARGET5 devices are available in a standard TQFP-128 package.

## **Die Overview**

The TARGET5 die is 6.99mm x 8.16mm.


top
(top level sheet)
Page 1





## **Operational Overview**

The figure below outlines the key functional blocks of the TARGET5 ASIC. External to this ASIC it is assumed that any gain required is provided externally. While the input is consistent with a low impedance one, external termination is expected to turn any current output device into an input voltage.



TARGET5 is a 16-channel device where both a signal and its reference signal are input to the ASIC, to provide a modest amount of common-mode noise rejection, as well as reference for the trigger path gain.

Control of the timing samples is provided by a timing generator that is driven by the **SSTin** and **SSPin** signals, as described in detail in the **Sample Timing Generator** section. In order to provide continuous sampling, sampling and transfer to a much larger storage array is performed on groups of 32. When acquisition occurs in one group of 32, the other group of 32 are being buffered by **Buffer Amps** and then written into the **Storage Array**. Independent Write and Read controls permit multi-hit functionality and addressing is described in the **Write/Read ADDR Decode** section.

Utilizing all 512 atomic storage groups of 32 samples, a depth of 16,384 samples is available for either multievent buffering or up to 16µs of trigger latency. Groups of 32 are randomly accessible for readout. Once selected, the 32 storage cells in all 16 channels are powered up for Wilkinson ADC conversion. The Wilkinson Ramp Generator block (not shown) generates and broadcasts a ramp to all channels. At a separately controlled time a counter is started for each channel. In order to reduce power while allowing for fast clock speed, separate oscillators are provided for each counter. When the voltage ramp crosses the comparator threshold the counter stops and the count then represents the time (ADC code) corresponding to the voltage held in the storage cell. In order to maintain a constant Wilkinson clock rate as a function of temperature, a separate, identical Wilkinson counter is provided inside the Wilkinson Clock Monitor block.

Digitized samples are selected (again randomly accessible) and then serial transferred on all 16 channels in parallel. Address decoding and sequencing is performed inside the Serial Readout Sequencer block.

Finally, to simply implementation and external board component requirements, many configuration bits and biases are set via on-chip 12-bit DACs. These are detailed in the **Serial Config/DAC** block.

## **Absolute Maximum Ratings**

Supply Voltage (VDD)	-0.4V to +3.6V
Voltage Input Digital lines	-0.3V to +3.3V
Voltage Input Signal pins <sup>1</sup>	+0.4 to +2.8V
Voltage any output pin	TBD
Input Current (non-power)	TBD
Package Input Current	TBD
Max Junction Temperature	TBD
Thermal Resistance	TBD
Package Dissipation	TBD
+ Many other specs	TBD
Storage temperature <sup>2</sup>	-65C to +150C

Note 1: Minimal input protection diode structure Note 2: Soldering process must comply with ASAT Technologies Reflow Temperature Profile Specifications

## **Operating Ratings**

Operating Temperature	-0.4V to +3.6V
Supply Voltage	-0.3V to +3.3V
Output Signal Levels	+0.4 to +2.8V
TSA strobe jitter	TBD
RCO Duty Cycle	TBD
Analog Input Pins	TBD
Vped	+0.4V to +2.8V


## **Converter Electrical Characteristics**

Stored samples in the TARGET5 are converted into output digital code using a Wilkinson technique, where a ramp converts the analog value into a binary output time. These time intervals, from the beginning of ramp until the count time is latched using a fast ripple counter, is proportional to the stored analog value. By changing the ISEL (ramp rate) and VrampRef (external capacitor), the conversion ramp time slope can be manipulated. Performance and number of bits of resolution depend upon Vramp slope and Wilkinson counter clock rate, which is adjusted by the Vdly parameter.

Symbol	Parameter Conditions		Тур.	Limits	Units
INL	Integral Non- linearity	Full scale input	TBD	TBD	Bits (min)
DNL	Differential Non-linearity	1 an scale inpat		TBD	Bits (min)
Tacq	Conv. Cycle time	32x in parallel	1	0.5	us
ENC	Equivalent Noise	No signal	TBD	TBD	Bits (min)

## **Internal Programming**


A number of adjustable parameters inside the TARGET5 ASIC can be set via an 18-bit serial shift register. The shift register schematic and decoding circuit for selecting the destination register to program is shown below.



Due to their physical co-location, the serial register should be able to operate at >50 MHz. Bus settling time determines minimum programming cycle time – TBD.

Update of the bus register is accomplished when Sin=0 and PCLK is asserted. Transfer of the bus value into the destination register is accomplished for Sin=1 and PCLK

SHout



**S**5

## Serial Config/DAC

TARGET5 has 52 configurable registers. As noted in the previous page, these are loaded via a serial data protocol into a shift register via data input pin SIN whose data is advanced on the rising edge of the SCLK pin. Confirmation of correct loading can be done via the SHout pin. Once all values have been serially loaded, the actual control registers are updated using the parallel clock (PCLK) signal, as described in the timing diagram of the previous page. A register reset pin (RegCLR) is provided though not normally needed. A map of the programming addresses is provided below.

DAC buff

PCLK 51 PCLK 52

PRObuff Vdlv


	DAC	DAC_buff	PCLK_51			PRObutt	Vdly	
DAC	DAC_buff	DAC_buff	_	_	PCLK_50		Isel	Vischarge
			Timing (	Generator				
DAC	DAC buff	DAC_buff	PCLK 45	PCLK 46	PCLK 47	VAbuff	VadjP	VadjN
Digital Control Reg	_	_	PCLK_44	SGN	Cload	MUX_SSX	MUX_RCO	MUX_TRG
DAC	DAC_buff	DAC_buff	PCLK_41	PCLK_42	PCLK_43	WCbuff	PUbias	CMPbias
Ch 1 Gain	Adjust		PCLK_1					
			Ch 1 Samp					
DAC	DAC_buff	DAC_buff	_	PCLK_39	PCLK_40	Sbbuff	MonTRGth	Sbbias
Ch 2 Gain	Adjust		PCLK_2					
			Ch 2 Samp					
	quadSumTrig [1]		_	PCLK_33	PCLK_34	TTbias	PMTref4	THResh
Ch 3 Gain	Adjust		PCLK_3 Ch 3 Samp	do				
Ch A Cain	Adinat		PCLK 4	ne				
Ch 4 Gain	Aujust		Ch 4 Samp	ale.				
Ch 5 Gain	Adjust		PCLK 5	,,,,				
CII 5 Gaill /	Aujust		Ch 5 Samp	ole				
Ch 6 Gain	Δdiust		PCLK 6					
cii o daiii i	riajase		Ch 6 Samp	ole				
	quadSumTrig [2]				PCLK 31	TTbias	PMTref4	THResh
Ch 7 Gain			PCLK 7					
			Ch 7 Samp	ole				
		ee Distribution						
Ch 8 Gain	Adjust		PCLK_8					
			Ch 8 Samp					
Ch 9 Gain	quadSumTrig [16]		_	PCLK_36	PCLK_37	TTbias	PMTref4	THResh
CIT 9 Gaill I	Aujust		PCLK_9 Ch 9 Samp	ulo.				
Ch 10 Gain	Adjust		PCLK 10	,,,,				
cii 10 ddiii	riajast		Ch 10 Sam	ple				
	quadSumTrig [3]		_		PCLK 28	TTbias	PMTref4	THResh
			PCLK_11	_	_			
Ch 11 Gain	Aujust							
Ch 11 Gain	Aujust		Ch 11 Sam	ple				
Ch 11 Gain Ch 12 Gain	,		Ch 11 Sam PCLK_12	ple				
	,			ĺ				
	Adjust		PCLK_12 Ch 12 Sam PCLK_13	ple				
Ch 12 Gain Ch 13 Gain	Adjust Adjust		PCLK_12 Ch 12 Sam PCLK_13 Ch 13 Sam	ple				
Ch 12 Gain	Adjust Adjust		PCLK_12 Ch 12 Sam PCLK_13 Ch 13 Sam PCLK_14	pple pple				
Ch 12 Gain Ch 13 Gain	Adjust Adjust Adjust		PCLK_12 Ch 12 Sam PCLK_13 Ch 13 Sam PCLK_14 Ch 14 Sam	nple nple nple				
Ch 12 Gain Ch 13 Gain Ch 14 Gain	Adjust  Adjust  Adjust  quadSumTrig [4]		PCLK_12 Ch 12 Sam PCLK_13 Ch 13 Sam PCLK_14 Ch 14 Sam PCLK_23	nple nple nple	PCLK_25	∏bias	PMTref4	THResh
Ch 12 Gain Ch 13 Gain	Adjust  Adjust  Adjust  quadSumTrig [4]		PCLK_12 Ch 12 Sam PCLK_13 Ch 13 Sam PCLK_14 Ch 14 Sam PCLK_23 PCLK_15	nple nple nple PCLK_24	PCLK_25	TTbias	PMTref4	THResh
Ch 12 Gain Ch 13 Gain Ch 14 Gain Ch 15 Gain	Adjust  Adjust  Adjust  Adjust  quadSumTrig [4]  Adjust	DAC buff	PCLK_12 Ch 12 Sam PCLK_13 Ch 13 Sam PCLK_14 Ch 14 Sam PCLK_23 PCLK_25 Ch 15 Sam	pple pple pple PCLK_24 pple				
Ch 12 Gain Ch 13 Gain Ch 14 Gain Ch 15 Gain	Adjust  Adjust  Adjust  quadSumTrig [4]  Adjust  DAC_buff	DAC_buff	PCLK_12 Ch 12 Sam PCLK_13 Ch 13 Sam PCLK_14 Ch 14 Sam PCLK_23 PCLK_15 Ch 15 Sam PCLK_20	pple pple pple PCLK_24 pple		TTbias TRGsumbi		THResh Wbias
Ch 12 Gain Ch 13 Gain Ch 14 Gain Ch 15 Gain	Adjust  Adjust  Adjust  quadSumTrig [4]  Adjust  DAC_buff	DAC_buff	PCLK_12 Ch 12 Sam PCLK_13 Ch 13 Sam PCLK_14 Ch 14 Sam PCLK_23 PCLK_25 Ch 15 Sam	pple pple pCLK_24 pple PCLK_21				

O 6 4				Suggest.
Configuration	PCLK #	Name	Function	Value
Register	1	Ch1_gain	Gain trim Channel 1 [see Gain_adj Table]	1:1
0	2	Ch2_gain	Gain trim Channel 2 [see Gain_adj Table]	
Definition	3	Ch3_gain	Gain trim Channel 3 [see Gain_adj Table]	
	4	Ch4_gain	Gain trim Channel 4 [see Gain_adj Table]	
	5	Ch5_gain	Gain trim Channel 5 [see Gain_adj Table]	
Items associated with	6	Ch6_gain	Gain trim Channel 6 [see Gain_adj Table]	
Trigger Gain	7	Ch7_gain	Gain trim Channel 7 [see Gain_adj Table]	
adjustments are in	8	Ch8_gain	Gain trim Channel 8 [see Gain_adj Table]	
black, bias/adjustment	9	Ch9_gain	Gain trim Channel 9 [see Gain_adj Table]	
control DACs are in	10	Ch10_gain	Gain trim Channel 10 [see Gain_adj Table]	
red, Trigger control	11	Ch11_gain	Gain trim Channel 11 [see Gain_adj Table]	
parameters are in	12	Ch12_gain	Gain trim Channel 12 [see Gain_adj Table]	
green, and digital register in maroon.	13	Ch13_gain	Gain trim Channel 13 [see Gain_adj Table]	
register in maroon.	14	Ch14_gain	Gain trim Channel 14 [see Gain_adj Table]	
	15	Ch15_gain	Gain trim Channel 15 [see Gain_adj Table]	
	16	Ch16_gain	Gain trim Channel 16 [see Gain_adj Table]	
	17	ITbias	DAC buffer bias: TRGGbias - Wbias	0.6V
	18	TRGGbias	Trigger Input amp bias	0.6V
	19	Vbias	Sample -> Storage buffer amp bias	0.6V
	20	TRGsumbias	Trigger Sum Amp bias	0.7V
	21	TRGbias	Discriminator comparator bias	0.8V
	22	Wbias	Discriminator output width adjust	Table XX
	23	TTbias[4]	DAC buffer bias: PMTref[4], THResh[4]	0.6V
	24	PMTref4[4]	Summing Amp adjustable offset	~Vped
	25	THResh[4]	Summed trigger threshold [4]	Threshold
	26	TTbias[3]	DAC buffer bias: PMTref[3], THResh[3]	0.6V
	27	PMTref4[3]	Summing Amp adjustable offset	~Vped
	28	THResh[3]	Summed trigger threshold [3]	Threshold
	29	TTbias[2]	DAC buffer bias: PMTref[2], THResh[2]	0.6V
	30	PMTref4[2]	Summing Amp adjustable offset	~Vped
	31	THResh[2]	Summed trigger threshold [2]	Threshold
	32 33	TTbias[1] PMTref4[1]	DAC buffer bias: PMTref[1], THResh[1] Summing Amp adjustable offset	0.6V ~Vped
	34	THResh[1]	Summed trigger threshold [1]	Threshold
	35	TTbias[16]	DAC buffer bias: PMTref[16], THResh[16]	0.6V
	36	PMTref4[16]	Summing Amp adjustable offset	~Vped
	37	THResh[16]	Summed trigger threshold [16]	Threshold
	38	SBbuff	DAC buffer bias: SBbias, MonTRGthresh	0.6V
	39	SBbias	Vramp super-buffer bias	0.6V
	40	MonTRGthresh	Trigger Monitor channel threshold	Threshold
	41	WCbuff	DAC buffer bias: CMPbias, Pubias	0.6V
	42	CMPbias	Wilkinson comparator current mirror	see p. XX
	43	Pubias	Wilkinson comparator Pull-Up bias	see p. XY
	44	DigiReg	SGN, Cload, MUX_SSX, MUX_RCO	Table XY
	45	VAbuff	DAC buffer bias: VadjN, VadjP	0.6V
	46	VadjN	Timing Adjust Delay N	see p. YY
	47	VadjP	Timing Adjust Delay P	see p. YZ
	48	DBbias	DAC buffer bias: Isel, Vdischarge	0.6V
	49	Isel	Wilkinson ramp programming current	see p. Z1
	50	Vdischarge	Wilkinson ramp starting voltage	see p. Z2
	51	PRObias	DAC buffer bias: Vdly	0.6V
	52	Vdly	Wilkinson counter speed adjust	see p. Z3

TARGET5	Trigger Control
TAR	

## **Trigger Gain Path**

In order to uniquely determine....



## **Input Coupling**

To permit the highest possible input frequency response that TARGET5 has been designed with a reference signal, tied to an input pedestal voltage (Vped) and used for common mode rejection, to complement the raw input signal. This reference is provided with high ESD protection. The raw high-frequency input is not. Therefore it is highly recommended that a fast, low capacitance RF-rated input protection diode be used on these inputs. The basics of this RF input structure have been evaluated previously and the expected performance is simulated below.

Magnitude [dB]



10MHz 100MHz Frequency

Due to the active elements in the amplification path, the SPICE simulated input frequency is expected to be more like 500MHz for the gain shown on the next page. Unlike TARGET, because the amplifier is on the storage sample output, instead of the input, the gain-bandwidth of the amplifier does not significantly degrade the large amplitude response.

## **Trigger Functionality**

# **Trigger Encoding**

#### In order to uniquely determine....

Encoding/decoding table for TARGET5 trigger

5-Nov-11 GSV

In general, there should be 3 possible trigger states to decode:

		igger bit ON igger bits ON		unique, single use the TRG1			25% of time y										
	3 or	more bits ON		rare, multi-hit	= read ever	rything					TRG1	TRG2	TRG3	TRG4	TRG16		OR6
Ch. # hit			G1	G2	G3	G4	<b>S1</b>	<b>S2</b>	<b>S3</b>	\$4	M1	M2	M3	M4	111020		Ono
	0	0000	1	0	0	0	1	0	0	0	1	0	0	0	0	unique	
	1	0001	1	0	0	0	0	1	0	0	1	1	0	0	0	x	
	2	0010	1	0	0	0	0	0	1	0	1	0	1	0	0	x	
	3	0011	1	0	0	0	0	0	0	1	1	0	0	1	0	х	
	4	0100	0	1	0	0	1	0	0	0	1	1	0	0	1	G2&S1	1
	5	0101	0	1	0	0	0	1	0	0	0	1	0	0	0	unique	
	6	0110	0	1	0	0	0	0	1	0	0	1	1	0	0	х	
	7	0111	0	1	0	0	0	0	0	1	0	1	0	1	0	x	
	8	1000	0	0	1	0	1	0	0	0	1	0	1	0	1	G3&S1	1
	9	1001	0	0	1	0	0	1	0	0	0	1	1	0	1	G3&S2	1
	10	1010	0	0	1	0	0	0	1	0	0	0	1	0	0	unique	
	11	1011	0	0	1	0	0	0	0	1	0	0	1	1	0	x	
	12	1100	0	0	0	1	1	0	0	0	1	0	0	1	1	G4&S1	1
	13	1101	0	0	0	1	0	1	0	0	0	1	0	1	1	G4&S2	1
	14	1110	0	0	0	1	0	0	1	0	0	0	1	1	1	G4&S3	1
	15	1111	0	0	0	1	0	0	0	1	0	0	0	1	0	unique	

#### Decoding Table

TRG16	TRG4	TRG3	TRG2	TRG1	status	
0	0	0	0	0		no hits
0	0	0	0	1	Ch. 0	
0	0	0	1	0	Ch. 5	
0	0	0	1	1	Ch. 1	
0	0	1	0	0	Ch. 10	
0	0	1	0	1	Ch. 2	
0	0	1	1	0	Ch. 6	
0	0	1	1	1	all	Ch. 0 - 11
0	1	0	0	0	Ch. 15	
0	1	0	0	1	Ch. 3	
0	1	0	1	0	Ch. 7	
0	1	0	1	1	all	Ch. 0-7; 12-15
0	1	1	0	0	Ch. 11	
0	1	1	0	1	all	Ch. 0-3; 8-15;
0	1	1	1	0	all	Ch. 4 - 15
0	1	1	1	1	all	channels
1	0	0	0	0	invalid	
1	0	0	0	1	invalid	
1	0	0	1	0	invalid	
1	0	0	1	1	Ch. 4	
1	0	1	0	0	invalid	
1	0	1	0	1	Ch. 8	
1	0	1	1	0	Ch. 9	
1	0	1	1	1	all	Ch. 0 - 11
1	1	0	0	0	invalid	
1	1	0	0	1	Ch. 12	
1	1	0	1	0	Ch. 13	
1	1	0	1	1	all	Ch. 0-7; 12-15
1	1	1	0	0	Ch. 14	
1	1	1	0	1	all	Ch. 0-3; 8-15;
1	1	1	1	0	all	Ch. 4 - 15
1	1	1	1	1	all	channels

# **Sample Timing Generator** The sampling speed of the TARGET5 is controlled by adjusting the VadiP and VadiN voltage lines. Internally, the base delay element is a current-starved inverter, as indicated at the right. A normal inverter regenerative stage is used in between to restore the voltage value between stages, and super buffers drive the sampling switches. SSPin p.331 varInv p.331

Schematic of the base timing generator cell. Quiescent, both SSPin and SSTin are low. Sampling begins with SSPin being asserted. Because of the additional inverter, when the output of the delayed copy of SSPin (SSPout) reaches the NAND gate, the switches for this time step close and the SCA goes into tracking mode. At a later time, when SSTin is asserted high, the switches then open and the instantaneous value at the input to the switch is then stored on the sampling capacitors. As long as SSPin is asserted sufficiently far in advance (sampling speed dependent but typically 8ns or more), and stays valid until after SSTin has passed, SSPin itself is not timing critical. Therefore the rising edge of SSTin is the defining timing signal and every effort should be made to maintain its integrity.


## **Sampling Speed Stabilization**

It is known that the sampling speed of these delay timing generators is temperature dependent, typically with a value determined to be something like 0.2%/degree C. In order to compensate for this effect, there are 2 mechanisms available. A continuous ring oscillator copy of the delay time generator (with one additional inverter and that output fed back to the input is available as the RCO signal. The SSPout for the last stage of the delay chain is also made available for monitoring and feedback. A number of means can be employed to determine and lock the net delay and they will be updated as testing proceeds.

## **Sampling Speed Adjustment**

As seen at the left, by adjusting the VadiN signal we are able to easily cover 0.5-1.5 GSa/s sampling in SPICE simulation. Very conservative values were used for the parasitic capacitances of the timing generator structure and 20% faster operation has been seen in similar ASICs using essentially the same delav generator circuitry. which indicates operation to just over 2 GSa/s may be possible. Multiple methods are available for locking this sampling frequency. discussed on the preceding page. Sensitivity for a target operating point of 1 GSa/s is presented in the figure below.

Example tuning sensitivity for maintaining stable timebase.




## **Sampling Speed Measurement**

As this is one of the easiest of the adjustments, space reserved for this measurement

#### 12-bit DACs

A large number of 12-bit DACs are provided for being able to tune a number of adjustable parameters. They are all based upon a class R-2R ladder design, and the typical output response versus DAC code is provided in the figure below. Inset is the transition seem of the most significant bit of the counter. Note that DAC response is inverted with respect to input code: 000000000000 = 2.5V, 1111111111111 (4095) = 0.0V.



DAC count (counter incremented)

## **12-bit DAC Settings**

Following sequentially through the programming chain the meaning and suggested operating points/trends of these various settings are discussed in the following pages.

#### **TRGSumbias**


This is the amplifier bias for the Trigger Sum OTA. As it is not driving a heavy load, it need not be driven hard and is governed by the current draw curve for **Vbias**, which is shown on page 7.

#### **TRGbias**

This is the amplifier bias for the Trigger Comparator OTA itself. As the circuit is identical to that of TRGSumbias, its response is also shown on page 7.

### Wbias

Adjustment of the WBIAS control voltage can be used to tune the 1-shot output width as seen in the figure at left. comparison with a couple of SPICE reference points indicate that, apart from an observed threshold shift (in part due to level translation offset of an internal buffer amplifier, the same width dependence on WBIAS setting is observed. While narrow output signals can be reliably set. without feedback. temperature dependence is a concern. In future variants the ability to feedback lock using a reference signal will be an important enhancement.




A more comprehensive SPICE simulation of the expected output width as a function of the discharge current, which is independent of the threshold offset observed above.

## **Temperature Dependence**


It has been observed that the trigger output width is temperature dependent. Some feedback control is likely to be needed, for which the **TRGin** and **TRGout** (output monitor) signals are provided.

## CMPbiasIn (a/k/a CMPbias)

As shown in the circuit at the right is the base storage cell, where two biases are work in opposition to other through the differential pair compare the Vstore value with the Ramp voltage. Shout is pulled low to end Wilkinson conversion.



Optimal noise performance is expected to be for about a 4-5x stronger CMPbias than PUbias.



Suggested initial operating point:  $^{\sim}50k\Omega = 781mV$ 

#### **TRGGbias**


This is the amplifier bias for the Trigger Amplifier OTA, on the input path of every channel. As the circuit is identical to that of TRGSumbias, its response is also shown on page 7.

## Sampbias1, Sampbias2 (a/k/a Vbs1, Vbs2)

These are the bias currents for the OTAs that perform the analog gain and transfer as discussed on page 7. For historical reasons they are also known as **Vbs1** and **Vbs2**.

#### **PUbias**

As indicated in the diagram on page 14, PUbias works in opposition to CMPbias to enable the differential pair of the compact storage cell to work as a wire-OR ooutput comparator. Something like a 4x-5x stronger CMPbias is suggested for optimum noise performance, though this needs to be studied systematically.



#### **TRGthresh**

These thresholds represent the actual thresholds applied to the comparators of the 4 quad trigger outputs, as well the threshold common to all 16 channels.

#### VdlyN, VdlyP (a/k/a VadjN, VadjP)

These DAC outputs control the sampling timebase adjustment as discussed in detail on page 8.

#### MonTRGthresh

This DAC sets the monitor trigger channel threshold (typically VDD/2 if using FPGA output as monitor input [TRGin] for continuously monitoring trigger width via TRGout width tracking.

#### **DBbias**


This DAC sets buffered DAC bias strength for the SBbias, Isel and Vdischarge DAC outputs.

#### **SBbias**

This DAC sets the SuperBuffer drive strength of the Vramp signal fanout.

## Isel Voltage Ramp Adjustment and Vdischarge Ramp offset


The Wilkinson ramp slew rate is adjusted by varying the capacitor charging current, denoted **ISEL**, or by changing the ramping capacitor (Cramp). For large values of ISEL, non-linearities in the ramp have been observed. For very fast ramping times, a small capacitor is preferred. A typical value of 200pF is normally used, corresponding to the current values and typical discharge time shown. Note that both the ramp slew rate and Wilkinson clock rate may be adjusted to set the Conversion Gain (mV/count), though with some restrictions. The ramp starting location is set via the **Vdischarge** DAC.



Suggested initial operating point: ~100uA = 1.3V

This is the Wilkinson Ramp slope adjustment Simulation is for 200pF Cramp

## Ramping Capacitor [Cramp] dependence





To complete the discussion of what input ramping capacitance to use, at left is shown the dependence of the full ramping voltage as a function of the Cramp value chosen.

For CTA applications, taking the nominal **ISEL** value set above, about 40pF is the appropriate value for a 1us **Vramp** time.

Suggested initial operating point: 5us full scale = 220pF

This is the Wilkinson ramp slope adjustment
Quite linear response over this range: 22ns per pF






TARGET5 uses a classical Wilkinson architecture, where the comparator, Clock, and digital registers are provided inside the ASIC.

## **Operational Aspects**

The previous pages indicated the bias conditions for the other building blocks of the Wilkinson ADC. A comparator is used to convert the stored sample voltage into a time that a voltage ramp, of known slew rate, exceeds the level of the stored voltage. This time is measured using a clock, of an adjustable rate, and a counter. Adjustable parameters associated with the voltage ramp generation and buffering have been presented. The final element that determines the gain (mV/count) of the Wilkinson ADC is the clock speed adjustment, as described below.

## Wilkinson Clock speed adjustment [Vdly]



A dedicated, 513<sup>th</sup> Wilkinson counter is provided for monitoring this counting rate. A separate start/clear are provided and this counter can be left running continuously, as a divide by 13 stages output is provided for monitoring in the companion FPGA to lock in this clock frequency.


As the same temperature dependent effects are expected, this should be servo-looped.


This is the Wilkinson clock adjustment

www.phys.hawaii.edu/~idlab

## Gain (4-bit register) Trigger Operation

Representative of the desired, extended flexibility in forming triggers with TARGET5, below is a schematic of the trigger path of a single input channel. The select bits shown below determine the gain and the ability to analog disable the sum from an individual anode. To account for differential gain across the face of the PMT, a gain block is provided, which adjusts the current value provided in the sum.






## Storage array addressing

The 64 input samples are partitioned into 2 group of 32 sample writes, which are "ping-ponged" between, allowing continuous sampling. These atomic groups of 32 samples are written into an array that is 512 of such 32 samples deep. Due to wiring restrictions, each input group of 32 samples can only be written to 256 of these 512. This is illustrated in the block diagram on the first page of this datasheet. Another wiring limitation is that the samples are written into the rows in groups, such that bit 0 is not the least significant bit of addressing, though this can be treated as a simple pin redefinition.

Reading is performed completely independently of writing, to allow multi-hit buffering inside the array. Samples in groups of 32 are converted in parallel for each channel. The actual stored analog voltages are left inside the storage cell and interrogated in place, using a very simple and compact comparator inside each storage cell. The rest of the Wilkinson ADC (clock, ramp and counter) are described later, with the 32 registers holding the converted 32 samples is seen at the right of the array.




## **Storage Settling Time**

Compared with the analog bandwidth required to couple the analog value into the sampling array, that required for the storage array is greatly reduced. Each buffer amplifier is driving 256 nodes, and simulations indicate settling to 10 bits of resolution in just less than 16ns, which is sufficient for continuous operation at 1GSa/s of the TARGET5 for 32 sample transfer during storage.

## **Continuous Sampling**

In order to provide seamless sampling, the strobes **SSPin** and **SSTin** must be repeated, with a sequential selecting of the Write addresses and transfer of those signals into storage with the Write Strobe (**WR\_STRB**) signal. Below is an example timing diagram for acquision at 1GSa/s.



## Required state machine

Sampling timing generation and readout requires at least one, or two state machines to perform the sequence of timing strobes and address selects to access the correct addresses with stored samples, convert those values to digital intervals and then broadcast the conversion samples to a data acquisition of some kind. A set of reference firmware for the initial .....

At right is the top-level symbol reflecting the logic needed to implement the requisite state machine. Further information on this logic functionality and required resources will be described in a companion Application Note.


### **TARGET5 Evaluation Board**

In order to speed development and to gain experience with using the TARGET5 ASIC, an evaluation board is being developed at SLAC....

Replace with picture of new TARGET5\_eval board


## **Packaging Mechanics**

Mechanical drawing details are provided for the package used.



## Package Details (cont'd).

S <sub>Y</sub> MB <sub>O</sub> L	COMM	COMMON DIMENSIONS							
O <sup>r</sup>	MIN.	NOM.	MAX.	O T E					
$\Theta$	0,	3.5°	7°						
<del>0</del> 1	0.	_	_						
<del>0</del> 2	11°	12°	13°						
<del>0</del> 3	11*	12*	13*						
С	0.09	_	0.20	11					
C1	0.09	_	0.16	11					
D2	2.00	_	_	13					
E2	2.00	-	_	13					
L	0.45	0.60	0.75						
L1		1.00 REF							
R1	0.08	-	_						
R2	0.08	_	0.20						
S	0.20	_	_						
TOLE	RANCES O	F FORM AN	D POSITION	1					
aaa		0.20							
bbb		0.20							
NOTE	1,8								
DEE									



14 X 14	1.00	52	AEA	AEA-HU / AEA-HD
14 X 14	0.80	64	AEB	AEB-HU / AEB-HD
14 X 14	0.65	80	AEC	AEC-HU / AEC-HD
14 X 14	0.50	100	AED	AED-HU / AED-HD
14 X 14	0.40	120	AEE	AEE-HU / AEE-HD

120-pin package relevant variation diagram is AEE.

Needs confirmation!!!

SYM	AEC			N O	AED SQUINE			N O T	AEE			NOT
M <sub>B</sub> O	SQUARE			T					SQUARE			
L	MIN.	NOM.	MAX.	E	MIN.	MOM.	MAX.	E	MIN.	NOM.	MAX.	E
А	_	_	1.20	14	-	-	1.20	14	-	_	1.20	14
A1	0.05		0.15	12	0.05	-	0.15	12	0.05	_	0.15	12
A2	0.95	1.00	1.05	14	0.95	1.00	1.05	14	0.95	1.00	1.05	14
b	0.22	0.32	0.38	9,11	0.17	0.22	0.27	9,11	0.13	0.18	0.23	9,11
Ь1	0.22	0.30	0.33		0.17	0.20	0.23	11	0.13	0.16	0.19	11
D	16.00 BSC			4	16.00 BSC			4	16.00 BSC			4
D1	14.00 BSC			5.2	14.00 BSC			5,2	14.00 BSC			5,2
е	0.65 BSC				0.50 BSC				0.40 BSC			
Е	16.00 B%			4	16.00 BSC			4	16.00 BSC			4
E1	14.00 BSC			5,2	14.00 BSC			5,2	14.00 BSC			5,2
N	30				100				120			
TOLERANCES OF FORM AND POSITION												
ccc	0.10				0.08				0.08			
ddd	0.13				0.08				0.07			
NOTE	1,8,15				1,8,15				1,8,15			
RF	11-411				11-411				11-411			
ISSUE	A				A				A			

Mechanical drawing details are provided for the leadframe used to package TARGET5.