

University of Hawai'i Manoa Version 0.947 March 2014 Instrumentation Development Laboratory

TARGET7

16-channel, GSPS Transient Waveform Recorder with Self-Triggering and Fast, Selective Window Readout

General Description

The seventh-generation TeV Array with GSa/s sampling and Experimental Trigger (TARGET7) ASIC is a 16-channel transient waveform recorder initially designed to monolithically and inexpensively instrument large deployments of semiconductor photon detectors for large neutrino and muon detectors. The very general nature of the signal recording, the narrow digitization selection window, and fast single conversion make it useful in a number of applications. In order to support large arrays, self-triggering capabilities have been incorporated to permit event-of-interest identification as well as data sparsification.

Intended for detectors needing sampling rates of 0.5-1 Giga-samples per second (GSPS), triggered readout rates of up to 100kHz are possible, depending upon occupancy, sample resolution and serial readout speed. Each channel has 512 groups of 32 storage cells ("windows), or 16,384 storage samples available.

Features


- → High density (16 channels)
- → Good timing performance
- → 9-10 bits of single sample resolution
- → Fast conversion (<5us/512 samples)
- → Random access to individual samples
- → Flexible operating modes
- → All biases set with internal DACs

Key Specifications

- → Low power (<10mW/channel)</p>
- → Giga-sample per second recording
- → Selective (windowed) readout
- → 16,384 storage samples/channel

Applications


- → Large scintillator-based muon/neutrino detectors
- → Low-cost, highly integrated systems
- → Collider Detector instrumentation
- → Portable/pocket oscilloscope



Connection Diagram









Available Packaging

The currently available TARGET7 devices are available in a standard TQFP-128 package.

Die Photograph

Bonding Diagram





Pin-out Functional Listing

A detailed list of pin numbers corresponding to the symbol on the preceding page. Color coding has been used to clarify signal type and group by functionality. Additional comments are provided to indicate relationships, function, or suggested interconnect values. Light blue signals correspond to analog signals and set via internal DAC and are primarily for monitoring, except for VrampRef (external capacitor).

TARGET7 ASIC pinout

12-Mar-14 GSV

Pin#	Pin Name	Connection type	Comments
	RFin_1	PMT input Ch. 1	termination R
2	RFN_1	Termination ref input Ch. 1	external, between pins
3	RFin_2	PMT input Ch. 2	termination R
4	RFN_2	Termination ref input Ch. 2	external, between pins
5	RFin_3	PMT input Ch. 3	termination R
	RFN_3	Termination ref input Ch. 3	external, between pins
7	RFin_4	PMT input Ch. 4	termination R
8	RFN_4	Termination ref input Ch. 4	external, between pins
	RFin_5	PMT input Ch. 5	termination R
	RFN_5	Termination ref input Ch. 5	external, between pins
	RFin_6	PMT input Ch. 6	termination R
	RFN_6	Termination ref input Ch. 6	external, between pins
	RFin_7	PMT input Ch. 7	termination R
	RFN_7	Termination ref input Ch. 7	external, between pins
	RFin_8	PMT input Ch. 8	termination R
	RFN_8	Termination ref input Ch. 8	external, between pins
	RFin_9	PMT input Ch. 9	termination R
	RFN_9	Termination ref input Ch. 9	external, between pins
	RFin_10	PMT input Ch. 10	termination R
	RFN_10	Termination ref input Ch. 10	external, between pins
	RFin_11	PMT input Ch. 11	termination R
22	RFN_11	Termination ref input Ch. 11	external, between pins
23	RFin_12 RFN_12	PMT input Ch. 12 Termination ref input Ch. 12	termination R external, between pins
	RFin_13	PMT input Ch. 13	termination R
	RFN 13	Termination ref input Ch. 13	external, between pins
	RFin 14	PMT input Ch. 14	termination R
	RFN_14	Termination ref input Ch. 14	external, between pins
	RFin_15	PMT input Ch. 15	termination R
	RFN_15	Termination ref input Ch. 15	external, between pins
31	RFin_16	PMT input Ch. 16	termination R
	RFN 16	Termination ref input Ch. 16	external, between pins
	0.110.00	011	
	GND33	0V power (GND = VSS)	
34	VDD34	2.5V power (VDD)	all hits last = feet
34 35	VDD34 eSin	2.5V power (VDD) Serial Input data	all bits, last = first
34 35 36	eSin eSCLK	2.5V power (VDD) Serial Input data Serial clock advance	shift in each bit
34 35 36 37	eSin eSCLK ePCLK	2.5V power (VDD) Serial Input data Serial clock advance Parallel clock load	shift in each bit transfer shifted data
34 35 36 37 38	eSin eSCLK ePCLK eSHout	2.5V power (VDD) Senal Input data Serial clock advance Parallel clock load Serial Shift Out	shift in each bit
34 35 36 37 38 39	eSin eSCLK ePCLK eSHout GND39	2.5V power (VDD) Serial Input data Serial clock advance Parallel clock load Serial Shift Out 0V power (GND = VSS)	shift in each bit transfer shifted data
34 35 36 37 38 39	eSin eSCLK ePCLK eSHout GND39 VDD40	2.5V power (VDD) Senal input data Senal dock advance Parallel clock load Senal Shift Out 0V power (GND = VSS) 2.5V power (VDD)	shift in each bit transfer shifted data monitor output
34 35 36 37 38 39 40	eSin eSCLK ePCLK eSHout GND39 VDD40 eTRG3n	2.5V power (VDD) Serial Input data Serial clock advance Parallel clock load Serial Shift Out 0V power (GND = VSS)	shift in each bit transfer shifted data monitor output
34 35 36 37 38 39 40 41 42	eSin eSCLK ePCLK eSHout GND39 VDD40 eTRG3n eTRG3n	2.5V power (VDD) Serial input data Serial dock advance Parallel clock load Serial Shift Out 0V power (SND = VSS) 2.5V power (VDD) Tripper output #3	shift in each bit transfer shifted data monitor output n
34 35 36 37 38 39 40 41 42 43	VDD34 eSin eSCLK ePCLK ePCLK gSHout GND39 VDD40 eTRG3n eTRG3n eTRG4n	2.5V power (VDD) Senal input data Senal dock advance Parallel clock load Senal Shift Out 0V power (GND = VSS) 2.5V power (VDD) Trigger output #3	shift in each bit transfer shifted data monitor output
34 35 36 37 38 39 40 41 42 43	VDD34 eSin eSCLK ePCLK ePCHK GND39 VDD40 eTRG3n eTRG4n eTRG4n	2.5V power (VDD) Serial Input data Serial dock advance Parallel clock load Serial Shift Out OV power (OND a VSS) 2.5V power (VDD) Trigger output #3 Trigger output #4	shift in each bit transfer shifted data monitor output n
34 35 36 37 38 39 40 41 42 43 44	VDD34 eSin eSCLK ePCLK ePCLK ePCHK GND39 VDD40 eTRG3n eTRG3n eTRG3n eTRG4p eTRG4p GND43	2.5V power (VDD) Senal Input data Senal clock advance Parallel clock load Sonal Shift Out 0V power (SND = VSS) 2.5V power (VDD) Tripger output #3 Tripger output #4 0V power (GND = VSS)	shift in each bit transfer shifted data monitor output
34 35 36 37 38 39 40 41 42 43 44 45	VDD34 eSin eSCLK eSCLK ePCLK eSHout GND39 VDD40 eTRG3n eTRG3n eTRG4n eTRG4n eTRG4p GND43 eRD_CS_S0	2.5V power (VDD) Serial Incut data Serial dock advance Parallel clock load Sorial Shirt Out 0V power (NDD = VSS) 2.5V power (VDD) Tripger output #3 Tripger output #4 0V power (GND = VSS) Read Column Select Addr. 0	shift in each bit transfer shifted data monitor output n p n p Select
34 35 36 37 38 39 40 41 42 43 44 45 46	VDD34 eSin eSCLK ePCLK ePCLK eSHout GND39 VDD40 eTRG3n eTRG3n eTRG4n eTRG4p GND43 eRD_CS_S0	2.5V power (VDD) Senal Input data Senal clock advance Parallel clock load Sonal Shift Out 0V power (SND = VSS) 2.5V power (VDD) Tripger output #4 0V power (GND = VSS) Read Column Select Addr. 0 Read Column Select Addr. 1	shift in each bit transfer shifted data monitor output n p n p Sefect group
34 35 36 37 38 39 40 41 42 43 44 45 46 47 48	VDD34 eSin eSCLK eSPCLK eSHout GND39 VDD40 eTRG3n eTRG3n eTRG4n eTRG4n eTRG4p GND43 eRD_CS_S0 eRD_CS_S1 eRD_CS_S2	2.5V power (VDD) Serial Incut data Serial dock advance Parallel clock load Sorial Shirt Out 0V power (NDD = VSS) 2.5V power (VDD) Tripger output #3 Tripger output #4 0V power (GND = VSS) Read Column Select Addr. 0	shift in each bit transfer shifted data monitor output n p n p Select
34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49	VDD34 eSin eSCLK ePCLK ePCLK eSHout GND39 VDD40 eTRG3n eTRG4n eTRG4p GND43 eRD_CS_S1 eRD_CS_S2 eRD_CS_S2 eRD_CS_S2	2.5V power (VDD) Senal Input data Senal dock advance Parallel clock load Senal Shift Out 0V power (NDD = VSS) Tripger output #4 0V power (GND = VSS) Read Column Select Addr. 0 Read Column Select Addr. 1 Read Column Select Addr. 3 Read Column Select Addr. 3	shift in each bit transfer shifted data morator output n p n p Select group of \$2 samples
34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50	VDD34 eSin eSicLK ePCLK ePCLK eSHout GND39 VDD40 eTRG3n eTRG4n eTRG4n eTRG4n eTRG4p GND43 eRD_CS_S0 eRD_CS_S1 eRD_CS_S2 eRD_CS_S2 eRD_CS_S5.	2.5V power (VDD) Senal Input data Serial clock advance Parallel clock load Sorial Shift Out 0V power (SND = VSS) 2.5V power (VDD) Trigger output #3 Trigger output #4 0V power (SND = VSS) Read Column Select Addr. 0 Read Column Select Addr. 1 Read Column Select Addr. 2 Read Column Select Addr. 2 Read Column Select Addr. 3 Read Column Select Addr. 4	shift in each bit transfer shifted data monitor output In p n n p p Select group of 32 samples for Wilkinson
34 35 36 37, 38 39 40 41 42 43 44 45 46 47 48 49 500 51	VDD34 eSin eSCLK ePCLK eSCLK ePCLK eSHout GND39 VDD40 eTRG3n eTRG4n eTRG4p GND43 eRD_CS_S0 eRD_CS_S1 eRD_CS_S3 eRD_CS_S3 eRD_CS_S3	2.5V power (VDD) Senal Input data Serial clock advance Parallel clock load Serial Shift Out O' power (NDD = VSS) 2.5V power (VDD) Tripger output #4 O'V power (SND = VSS) Read Column Select Addr. 1 Read Column Select Addr. 2 Read Column Select Addr. 3 Read Column Select Addr. 4 Read Column Select Addr. 5 Read Column Select Addr. 4 Read Column Select Addr. 5	shift in each bit transfer shifted data morator output n p n p Select group of \$2 samples
34 35 36 37 38 39 40 41 42 43 44 45 46 47 49 50 51	VDD34 eSin eSicLK ePCLK ePCLK ePCLK eShout GND39 VDD40 eTRG3n eTRG3n eTRG4n eTRG4n eTRG4n eTRG4n eTRG4n eTRG4n eTRG4n eTRG4n eTRG5n eTR	2.5V power (VDD) Senal Input data Senal clock advance Parallel clock load Sonal Shift Out 0V power (SND = VSS) 2.5V power (VDD) Tripger output #3 Tripger output #4 0V power (SND = VSS) Read Column Select Addr. 0 Read Column Select Addr. 1 Read Column Select Addr. 3 Read Column Select Addr. 3 Read Column Select Addr. 4 Read Column Select Addr. 4 Read Column Select Addr. 5 ZSV power (VDD)	shift in each bit transfer shifted data monitor output In p n n p p Select group of 32 samples for Wilkinson
34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53	VDD34 eSin eSiCLK ePCLK ePCLK eShout GND39 VDD40 eTRG3n eTRG3n eTRG4n eTRG4n eTRG4p eRD_CS_S1 eRD_CS_S2 eRD_CS_S3 eRD_CS_S3 eRD_CS_S3 eRD_CS_S4 eRD_CS_S5 VDD52 GND53	2.5V power (VDD) Serial Input data Serial dock advance Parallel clock load Serial Shift Out OV power (SND = VSS) 2.5V power (VDD) Trigger output #4 Ut power (SND = VSS) Read Column Select Addr 0 Read Column Select Addr 1 Read Column Select Addr 4 Read Column Select Addr 5 2.5V power (VDD) Ut power (SND = VSS)	shift in each bit transfer shifted data monitor output n p p n p Select group of 32 samples for Wilkinson Conversion
34 35 36 37 38 39 40 41 42 43 44 45 55 53	VDD34 eScI-K eScI-K eScI-K eScI-K eScI-K eScI-K eScI-K eScI-K eScI-C eSc	2.5V power (VDD) Senal Input data Serial clock advance Parallel clock load Sorial Shift Out 0V power (SND = VSS) 2.5V power (VDD) Tingger output #4 0V power (GND = VSS) Read Column Select Addr. 0 Read Column Select Addr. 1 Read Column Select Addr. 3 Read Column Select Addr. 5 2.5V power (VDD) 0V power (SND = VSS)	shift in each bit transfer shifted deta morator output n p n p n p Select group of 32 samples for Wilkinson Conversion
34 35 36 37 38 39 40 41 42 43 44 45 55 53	VDD34 eScI-K eScI-K eScI-K eScI-K eScI-K eScI-K eScI-K eScI-K eScI-C eSc	2.5V power (VDD) Serial Input data Serial dock advance Parallel clock load Serial Shift Out OV power (SND = VSS) 2.5V power (VDD) Trigger output #4 Ut power (SND = VSS) Read Column Select Addr 0 Read Column Select Addr 1 Read Column Select Addr 4 Read Column Select Addr 5 2.5V power (VDD) Ut power (SND = VSS)	shift in each bit transfer shifted data monitor output n p n p select group of 32 samples for Wikinson Conversion group of 32 to write Normally Ens
34 35 36 37 38 39 40 41 42 43 44 45 55 53	VOD34 eSCLK ePCLK ePCLS	2.5V power (VDD) Senal Input data Serial clock advance Parallel clock load Serial Shift Out 0V power (NDD = VSS) Tripger output #4 0V power (GND = VSS) Read Column Select Addr. 0 Read Column Select Addr. 1 Read Column Select Addr. 2 Read Column Select Addr. 3 Read Column Select Addr. 5 2.5V power (VDD) 0V power (GND = VSS) Clear Write Address Counter WR 1 Enable WR 2 Enable	shift in each bit transfer shifted data morator output In p p Select group of 32 samples for Wilkinson Conversion group of 32 to write Normally Ena Normally Ena Normally Ena
34 35 36 37 38 39 40 41 42 43 44 45 55 53	VDD34 eScI-K eScI-K eScI-K eScI-K eScI-K eScI-K eScI-K eScI-K eScI-C eSc	2.5V power (VDD) Senal Input data Senal clock advance Parallel clock load Sorial Shift Out 0V power (SND = VSS) 2.5V power (VDD) Tripger output #4 0V power (SND = VSS) Read Column Select Addr. 0 Read Column Select Addr. 1 Read Column Select Addr. 1 Read Column Select Addr. 2 Read Column Select Addr. 4 Read Column Select Addr. 5 Read Column Gelect Select Addr. 5 Read Column Gelect Addr. 6 Read Column Gelect Addr. 7 Read Co	shift in each bit transfer shifted data monitor output In p In
34 35 36 37 38 39 40 41 42 43 44 45 50 51 51 52 53 53 55 56	VDD34 eSCI K ePCLK	2.5V power (VDD) Serial Input data Serial dock advance Serial Input data Serial dock advance Parallel clock load Serial Shift Out OV power (SND = VSS) 2.5V power (VDD) Trigger output #4 OV power (SND = VSS) Read Column Select Addr 1 Read Column Select Addr 2 Read Column Select Addr 2 Read Column Select Addr 3 Read Column Select Addr 3 Read Column Select Addr 3 Read Column Select Addr 5 2.5V power (VDD) OV power (SND = VSS) Clear Wite Address Counter WR 1 Enable WR 2 Enable WR 1 Enable	shift in each bit transfer shifted data morator output In p p Select group of 32 samples for Wilkinson Conversion group of 32 to write Normally Ena Normally Ena Normally Ena
34 35 36 37 38 39 40 41 42 43 44 45 50 50 51 55 55 56 57 57 58	VDD34 eSin eSiclik ePiclik ePi	2.5V power (VDD) Senal Input data Serial clock advance Parallel clock load Sorial Shirt Out 0V power (SND = VSS) 2.5V power (VDD) Tripger output #4 0V power (GND = VSS) Read Column Select Addr. 0 Read Column Select Addr. 1 Read Column Select Addr. 2 Read Column Select Addr. 3 Read Column Select Addr. 4 Read Column Select Addr. 5 2.5V power (VDD) UV power (SND = VSS) Wilkinson Clock (VDS Wilkinson Clock (VDS Wilkinson Clock (VDS)	shift in each bit transfer shifted data monitor output In p In
34 35 36 37 38 39 40 41 42 43 44 45 46 47 47 48 49 50 51 55 55 55 56 57 58 60	VDD44 eSin eSclk eSclk eSclk eSclk eSclk eStot e	2.5V power (VDD) Serial Input data Serial dock advance Parallel clock load Serial Shift Out OV power (SND = VSS) 2.5V power (VDD) Trigger output #4 Ut power (SND = VSS) Read Column Select Addr. 0 Read Column Select Addr. 1 Read Column Select Addr. 2 Read Column Select Addr. 3 Read Column Select Addr. 3 Read Column Select Addr. 4 Read Column Select Addr. 5 2.5V power (VDD) OV power (CND = VSS) Clear Write Address Counter WR 1 Enable WR 2 Enable WR 2 Enable WR 2 Enable WR 1 Enable WR 2 Enable VR 2 Enable	shift in each bit transfer shifted data monitor output. In p p p p p p p p p p p p p p p p p p p
34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 55 56 57 57 58 59 60 60	VDD4 eSCLK ePCLK ePCLS e	2.5V power (VDD) Senal Input data Serial clock advance Parallel clock load Serial Shut Out OV power (NDD = VSS) Tripger output #4 OV power (WDD) Tripger output #4 OV power (NDD = VSS) Read Column Select Addr. 1 Read Column Select Addr. 2 Read Column Select Addr. 3 Read Column Select Add	shift in each bit transfer shifted data monitor output In p In
34 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 50, 51, 53, 54, 55, 55, 56, 57, 58, 59, 60, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 62, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61	VDD34 eSin eScl.k ePcl.k ePcl.c ePcl.c ePcl.c eRc.d eRc.	2.5V power (VDD) Senal Input data Serial clock advance Parallel clock load Sorial Shift Out 0V power (SND = VSS) 2.5V power (VDD) Tingger output #4 0V power (GND = VSS) Read Column Select Addr. 0 Read Column Select Addr. 1 Read Column Select Addr. 2 Read Column Select Addr. 3 Read Column Select Addr. 4 Read Column Select Addr. 4 Read Column Select Addr. 5 2.5V power (VDD) 0V power (SND = VSS) Clear Wite Address Counter WR 1 Enable Wilkinson Clock IVDS Wilkinson Clock IVDS Wilkinson Clock IVDS 0V power (SND = VSS) 2.5V power (VDD) Converted sample Addr select #5	shift in each bit transfer shifted data monitor output. In p p p p p p p p p p p p p p p p p p p
34 35 36 37 38 39 40 41 42 43 44 45 55 55 56 57 53 59 60 61 62 63	VDD34 eSCLK ePCLK ePCLS	2.5V power (VDD) Senal Input data Serial clock advance Parallel clock load Serial Shut Out OV power (NDD = VSS) Tripger output #4 OV power (WDD) Tripger output #4 OV power (NDD = VSS) Read Column Select Addr. 1 Read Column Select Addr. 2 Read Column Select Addr. 3 Read Column Select Add	shift in each bit transfer shifted data monitor output. In p p p p p p p p p p p p p p p p p p p

= VDD
= GND
= Digital to FPGA
= Digital from FPGA
= Analog/bias value
= Sample speed CTRL V
= Signal input
= Reference terminal
= Test point
= LVDS inputs
= LVDS outputs

		Connection type	
	65 eSmplSel_S1 66 eSmplSl_Any	Converted sample Addr select #1	
	67 VDD67	Enable any samples 2.5V power (VDD)	off during convII
	68 GND68	0V power (GND = VSS)	
	69 eDO_16	Serial Data Out Ch. 16	MSB to LSB
	70 eDO_15	Serial Data Out Ch. 15	MIOD TO EOD
	71 eDO_14	Serial Data Out Ch. 14	MSB to LSB
	72 eDO_13	Serial Data Out Ch. 13	
	73 eDO_12	Serial Data Out Ch. 12	MSB to LSB
	74 eDO_11	Serial Data Out Ch. 11	
	75 eDO_10 76 eDO_9	Serial Data Out Ch. 10 Serial Data Out Ch. 9	MSB to LSB
	77 VDD77	2.5V power (VDD)	
	78 GND78	0V power (GND = VSS)	
	79 eSR_Clear	Clear data Shift Reg	not required
	80 eSR Clock	Advance Shift Register data	or load, dependin
	81 eSR_SEL	Select SR_Clock behaviour	L=SR; H=Load
	82 VDD82	2.6V power (VDD)	
	83 GND83	0V power (GND = VSS)	
	84 eDO_8	Serial Data Out Ch. 8	MSB to LSB
	85 eDO_7	Serial Data Out Ch. 7 Serial Data Out Ch. 6	MSB to LSB
	86 eDO_6 87 eDO_5	Serial Data Out Ch. 5	M2B to F2B
	88 eDO_4	Serial Data Out Ch. 4	MSB to LSB
	89 eDO_3	Serial Data Out Ch. 3	
	90 eDO_2	Serial Data Out Ch. 2	MSB to LSB
	91 eDO_1	Serial Data Out Ch. 1	
	92 VDD92	2.5V power (VDD)	
	93 GND93	0V power (GND = VSS)	400
	94 eDONE 95 eCLR	AND of all DONE Wilkinson Clear	ADC complete @ Wilk Start
	96 GND96	0V power (GND = VSS)	100.77711.01011
	97 VDD97	2.5V power (VDD)	
_			
	98 GND98	0V power (GND = VSS)	
	98 GND98 99 eRegCLR	0V power (GND = VSS) Global register clear	clear all registers
	98 GND98 99 eRegCLR 100 eRD_ENA	OV power (GND = VSS) Global register clear Enable ReadOut	clear all registers off = no comp
	98 GND98 99 eRegCLR 100 eRD_ENA 101 GND101	OV power (GND = VSS) Global register clear Enable ReadOut OV power (GND = VSS)	
-	98 GND98 99 eRegCLR 100 eRD_ENA 101 GND101 102 VDD102	0V power (GND = VSS) Global register clear Enable ReadOut 0V power (GND = VSS) 2.5V power (VDD)	off = no comp
	98 GND98 99 eRegCLR 100 eRD_ENA 101 GND101 102 VDD102 103 eRD_RS_S2	0V power (GND = VSS) Global register clear Enable ReadOut 0V power (GND = VSS) 2.5V power (VDD) Select Row Read Addr #2	
	98 GND98 99 eRegCLR 100 eRD_ENA 101 GND101 102 VDD102 103 eRD_RS_S2 104 eRD_RS_S1	OV power (GND = VSS) Global register clear Enable ReadOut OV power (GND = VSS) 2.6V power (GND = VSS) Select Row Read Addr #2 Select Row Read Addr #1	off = no comp
	98 GND98 99 eRepCLR 100 eRD ENA 101 GND101 102 VDD102 103 eRD_RS_S2 104 eRD_RS_S1 105 eRD_RS_S0	OV power (GND = VSS) Global register clear Enable ReadOut OV power (GND = VSS) 2.6V power (VDD) Select Row Read Addr #2 Select Row Read Addr #1 Select Row Read Addr #0	off = no comp
	98 GND98 99 eRegCLR 100 eRD_ENA 101 GND101 102 VDD102 103 eRD_RS_S2 104 eRD_RS_S1	OV power (GND = VSS) Global register clear Enable ReadOut OV power (GND = VSS) 2.6V power (GND = VSS) Select Row Read Addr #2 Select Row Read Addr #1	off = no comp
	98 GND98 99 eRegCLR 100 eRD ENA 101 GND101 102 VDD102 103 eRD_RS_S1 105 eRD_RS_S0 106 GND106 107 VDD107 108 eRamp	0V power (GND = VSS) Global register clear Enable ReadOut 0V power (GND = VSS) 2.6V power (VDD) Select Row Read Addr #2 Select Row Read Addr #1 Select Row Read Addr #0 0V power (GND = VSS)	off = no comp MSB LSB
	98 GND98 99 eRepCLR 190 eRD ENA 101 GND101 102 VDD102 103 eRD_RS_S2 104 eRD_RS_S1 105 eRD_RS_S0 106 GND106 107 VDD107 108 eRemp 109 CMP_VSS	0V power (GND = VSS) Global register clear Enable ReadOut 0V power (RND = VSS) 2.6V power (VDD) Select Row Read Addr #2 Select Row Read Addr #1 VI power (RND = VSS) 2.6V power (VDD) Willianson Ramp control Willianson mimor Ref	off = no comp MSB LSB H=Ramp; L=Vdis set to -0.4V
	98 GND98 99 eRegCLR 100 eRD ENA 101 GND101 102 VDD102 103 eRD_RS_S2 104 eRD_RS_S1 105 eRD_RS_S0 107 VDD107 108 eRamp 109 CMP_VSS 1110 Vdischarge	0V power (GND = VSS) Global register clear Enable ReadOut 0V power (BND = VSS) 2.5V power (VDD) Select Row Read Addr #1 Select Row Read Addr #1 0V power (GND = VSS) 2.5V power (VDD) Williamson Ramp control Williamson Ramp Start voltage	off = no comp MSB LSB H=Ramp, L=Vdis set to -0.4V set by int. DAC
	98 GND98 99 eRegCLR 100 eRD ENA 101 GND101 102 VDD102 103 eRD_RS_S1 104 eRD_RS_S1 105 eRD_RS_S0 106 GND106 107 VDD107 108 eRemp 109 CMP_VSS 110 Vdischarge 111 RampMon	0V power (GND = VSS) Global register clear Enable ReadOut 0V power (GND = VSS) 2.5V power (VDD) Select Row Read Addr #2 Select Row Read Addr #1 V power (RDD) Williamson Ramp control Williamson Ramp Start voltage Butfered copy of Wilk Ramp	off = no comp MSB LSB H=Ramp; L=Vdis set to -0.4V set by int. DAC direct observation
	98 GND98 99 eRepCLR 100 eRD ENA 101 GND101 102 VDD102 103 eRD_RS_S2 103 eRD_RS_S1 105 eRD_RS_S0 106 GND106 107 VDD107 108 eRamp 109 CMP_VSS 110 Vdischarge 111 RampMon 112 ISEL	0V power (GND = VSS) Global register clear Enable ReadOut 0V power (GND = VSS) 2.5V power (VDD) Select Row Read Addr #2 Select Row Read Addr #1 Select Row Read Addr #2 Select Row Read Addr #1 Select Row Read Addr #2 Select Row Read Addr #2 Select Row Read Addr #1 Select Row Read Row Read Row Read Row Read Read Read Read Read Read Read Read	off = no comp MSB LSB H=Ramp, L=Vdis set to -0.4V set by int. DAC direct observation set by int. DAC
	98 GND98 99 GREGUR 100 GRD_ENA 101 GND101 102 VDD102 103 GRD_RS_S1 104 GRD_RS_S1 105 GRD_RS_S0 106 GND106 107 VDD107 108 GRamp 109 CMP_VSS 111 RampMon 112 ISEL	0V power (GND = VSS) Global register clear Enable ReadOut 0V power (GND = VSS) 2.5V power (VDD) Select Row Read Addr #2 Select Row Read Addr #1 Vibranon Ramp control Williamson Ramp control Williamson Ramp Start voltage Butfered copy of Wilk Ramp Monitor for Wilk Ramp I (V out) Charging node	off = no comp MSB LSB H=Ramp; L=Vdis set to -0.4V set by int. DAC direct observation
	98 GND98 99 eRepCLR 100 eRD ENA 101 GND101 102 VDD102 103 eRD_RS_S2 103 eRD_RS_S1 105 eRD_RS_S0 106 GND106 107 VDD107 108 eRamp 109 CMP_VSS 110 Vdischarge 111 RampMon 112 ISEL	0V power (GND = VSS) Global register clear Enable ReadOut 0V power (GND = VSS) 2.6V power (VDD) Select Row Read Addr #2 Select Row Read Addr #1 OV power (GND = VSS) 2.6V power (VDD) Wilsinson Ramp control Wilsinson Ramp Cart voltage Wilsinson Ramp Start voltage Butfered copy of Wilk Ramp Monitor for Wilk Ramp I (V out) Charjning node 0V power (GND = VSS)	off = no comp MSB LSB H=Ramp, L=Vdis set to -0.4V set by int. DAC direct observation set by int. DAC
	98 GND98 99 8RepCLR 100 eRD ENA 101 GND101 102 VDD102 103 eRD_RS_S1 105 eRD_RS_S1 105 eRD_RS_S0 106 GND108 107 VDD107 108 eRamp 109 CMP_VSS 110 Vdischarpe 111 RampMon 112 ISEL 113 VrampRef 114 OND114 115 VDD115	0V power (GND = VSS) Global register clear Enable ReadOut 0V power (GND = VSS) 2.5V power (VDD) Select Row Read Addr #2 Select Row Read Addr #1 Vibranon Ramp control Williamson Ramp control Williamson Ramp Start voltage Butfered copy of Wilk Ramp Monitor for Wilk Ramp I (V out) Charging node	off = no comp MSB LSB H=Ramp, L=Vdis set to -0.4V set by int. DAC direct observation set by int. DAC
	98 GND98 99 GRepCLR 100 eRD ENA 101 GND101 102 VDD102 102 VDD102 105 eRD RS S1 105 eRD RS S0 107 VDD107 108 GND108 107 VDD107 109 CNP_VSS 111 RempMon 111 RempMon 1113 VrempRef 114 GND114 115 VDD116 116 VDD116 117 FTRG20	0V power (GND = VSS) Global register clear Enable ReadOut 0V power (GND = VSS) 2.5V power (VDD) Select Row Read Addr #2 Select Row Read Addr #1 Valent Row Read Addr #1 Select Row Read Row Read Row Read Row Read Read Read Read Read Read Read Read	off = no comp MSB LSB H=Remp; L=Vdis set to -0.4V set by int. DAC direct observation set by int. DAC 50-100pF typ
	98 GND98 99 RegCLR 190 eRD ENA 101 GND101 102 VDD102 103 eRD_RS_S1 105 eRD_RS_S1 105 eRD_RS_S1 107 VDD107 108 RPD_RS_S1 107 VDD107 118 eRemp 109 CMP_VSS 110 Vdischarge 111 (SBL 113 VrampRef 114 GND114 115 VDD115 116 VDD115 116 VDD115 116 VDD115 116 VDD115 117 GTRC20	0V power (GND = VSS) Global register clear Enable ReadOut 0V power (BND = VSS) 2.6V power (VDD) Select Row Read Addr #1 Viewer (Row Read Addr #1 Select Row Read Row Read Addr #1 Select Row Read Addr #1 Select Row Read Row	off = no comp MSB LSB H=Remp, L=Vdis set to -0.4V set by int. DAC direct observation set by int. DAC 50-100pF typ muxed output p
	98 GND98 99 GRepCLR 100 eRD ENA 101 GND101 102 VDD102 103 eRD RS S2 104 eRD RS S2 105 eRD RS S0 107 VDD107 108 GND108 107 VDD107 109 CMP_VSS 101 Vdischarge 111 RampMon 112 ISEL 113 VrampFef 114 GND114 116 VDD116 115 eRG2n 113 eRG2n 115 eRG2n 115 eRG2n 115 eRG2n	0V power (GND = VSS) Global register clear Enable ReadOut 0V power (GND = VSS) 2.5V power (VDD) Select Row Read Addr #2 Select Row Read Addr #1 Valent Row Read Addr #1 Select Row Read Row Read Row Read Row Read Read Read Read Read Read Read Read	off = no comp MSB LSB H=Ramp; L=Vdis set to -0.4V set by int. DAC direct observation set by int. DAC 50-100pF typ muxed output p p
	98 GND98 99 RegCLR 190 eRD ENA 101 GND101 102 VDD102 103 eRD_RS_S1 105 eRD_RS_S1 105 eRD_RS_S1 105 eRD_RS_S1 107 VDD107 108 eRemp 109 CMP_VSS 110 Vdischarge 111 RampMon 112 ISEL 113 VrampRef 114 GND114 115 VDD115 116 eVRO_TIMING 117 eVRO_TIMING 117 eVRO_TIMING 117 eVRO_TIMING 117 eVRO_TIMING 117 eVRO_TIMING 119 eVRO_TIMING 110 eVRO_	OV power (GND = VSS) Global register clear Enable ReadOut OV power (GND = VSS) 2.5V power (VDD) Select Row Read Addr #2 Select Row Read Addr #1 OV power (GND = VSS) 2.5V power (VDD) Wildinson Ramp control Wildinson mirror Ref Wildinson Ramp Start voltage Buttered copy of Wilk Ramp Montor for Wilk Ramp Montor for Wilk Ramp Montor for Wilk Ramp Montor internal timing gen Tingger output #2 Tingger output #1	off = no comp MSB LSB H=Remp; L=Vdis set to -0.4V set by int. DAC direct observation set by int. DAC 50-100pF typ muxed output p
	98 GND98 99 RRepCLR 100 eRD ENA 101 GND101 101 GND101 102 VDD102 103 eRD_RS_S1 105 eRD_RS_S1 105 eRD_RS_S1 105 eRD_RS_S1 105 eRD_RS_S1 107 VDD107 108 GND108 107 VDD107 111 RampMon 112 ISEL 113 VrampRef 114 GND14 115 eMon_Timing 117 GTRC2p 118 eTRG2p 119 eTRG2p 119 eTRG3p 120 oTRG3n	0V power (GND = VSS) 6(blobal register clear Enable ReadOut 0V power (GND = VSS) 2.6V power (KND = VSS) 2.6V power (VDD) Williamson Ramp Start voltage Williamson Ramp Start voltage Williamson Ramp Start voltage Butfered copy of VMIk Ramp Montor for Willia Ramp I (V out) Charging node 0V power (GND = VSS) 2.6V power (VDD) Montor internal binning gen Tingger output #2 Tregger output #1 0V power (GND = VSS)	off = no comp MSB LSB H=Remp; L=Vdis set to -0.4V set by int. DAC 50-100pF typ muxed output p n p n
	98 GND98 99 GRepCLR 100 eRD ENA 101 GND101 102 VDD102 102 VDD102 103 eRD_RS_S1 105 eRD_RS_S1 105 eRD_RS_S1 107 VDD107 108 GND108 107 VDD107 109 CMP_VSS 101 Vdischarpe 111 RempMon 112 ISEL 113 VrampRef 114 GND114 115 VrampRef 116 eMon_timing 117 eTRG20 118 eTRG20 119 eTRG10 110 eTRG10	0V power (GND = VSS) 610bal register clear Enable ReadOut 0V power (BND = VSS) 2.6V power (VDD) Select Row Read Addr #2 Select Row Read Addr #1 View (CND = VSS) 2.6V power (VDD) Wildinson Ramp control Wildinson Ramp control Wildinson Ramp Start voltage Buffered copy of Wilk Ramp (V out) Charging node 0V power (SND = VSS) 2.6V power (VDD) Montor for Wilk Ramp (1) Tingger output #2 Tingger output #1 U power (GND = VSS) Sampling MMOS current Adj	off = no comp MSB LSB H=Ramp, L=Vdis set to -0.4V set by int. DAC direct observation set by int. DAC 50-100pF by nuxed output p n p int/ext
	98 GND98 99 RRepCLR 100 eRD ENA 101 GND101 102 VDD102 103 eRD_RS_S1 105 eRD_RS_S1 105 eRD_RS_S1 105 eRD_RS_S1 107 VDD107 108 GND108 107 VDD107 110 ISEL 111 RampMon 112 ISEL 113 VrampRef 114 GND114 115 eVD115 116 eVD115 116 eVD115 117 eVRC1p 119 eVRC1p 119 eVRC1p 119 eVRC1p 119 eVRC1p 110 eVRC1p 1	0V power (GND = VSS) 6(blobal register clear Enable ReadOut 0V power (GND = VSS) 2.5V power (VDD) Select Row Read Addr #2 Select Row Read Addr #1 Williamson Ramp control Williamson Ramp control Williamson Ramp control Williamson Ramp control Williamson Ramp (VD) Milliamson Ramp (VD) Monitor internal timing gen Tingper output #2 Tingper output #1 OV power (GND = VSS) Sampling MMOS current Adj tingper tim monitoring	off = no comp MSB LSB H=Ramp; L=Vdis set to -0.4V set by int. DAC direct observation set by int. DAC 50-100pF typ muxed output p n n intlext Analog output Analog output
	98 GND98 99 GRepCLR 100 eRD ENA 101 GND101 102 VDD102 103 eRD RS S2 104 eRD RS S2 105 eRD RS S0 107 VDD107 108 GND108 107 VDD107 109 CMP_VSS 101 Vdischarge 111 RampMon 112 ISEL 113 VrampFef 116 eMon Timing 117 TIRG20 118 eTRG20 119 eTRG10 120 GRG10 121 GND121 121 VadjN 123 Amon 123 Amon	0V power (GND = VSS) Global register clear Enable ReadOut 0V power (RND = VSS) 2.6V power (VDD) Select Row Read Addr #1 OV power (SND = VSS) 2.6V power (VDD) Wildinson Ramp control Wildinson Ramp Start voltage Buffered copy of Wilk Ramp Montor for Wilk Ramp I (V out) Charging node 0V power (SND = VSS) 2.6V power (VDD) Montor internal timing gen Tingger output #2 Tingger output #1 0V power (GND = VSS) Sampling NMOS current Adj trigger timi monitoring	off = no comp MSB LSB H=Ramp; L=Vdis set to -0.4V set by int. DAC direct observation set by int. DAC 50-100pF typ muxed output p n p n n h n p n n p n n p n n p n n p n n p n n n n n n n p n n n n n n n n n n n n n n
	98 GND98 99 RRepCLR 100 eRD ENA 101 GND101 102 VDD102 103 eRD_RS_S1 105 eRD_RS_S1 105 eRD_RS_S1 105 eRD_RS_S1 107 VDD107 108 GND108 107 VDD107 110 ISEL 111 RampMon 112 ISEL 113 VrampRef 114 GND114 115 eVD115 116 eVD115 116 eVD115 117 eVRC1p 119 eVRC1p 119 eVRC1p 119 eVRC1p 119 eVRC1p 110 eVRC1p 1	0V power (GND = VSS) 6(blobal register clear Enable ReadOut 0V power (GND = VSS) 2.5V power (VDD) Select Row Read Addr #2 Select Row Read Addr #1 Williamson Ramp control Williamson Ramp control Williamson Ramp control Williamson Ramp control Williamson Ramp (VD) Milliamson Ramp (VD) Monitor internal timing gen Tingper output #2 Tingper output #1 OV power (GND = VSS) Sampling MMOS current Adj tingper tim monitoring	off = no comp MSB LSB H=Ramp, L=Vdis set to -0.4V set by int. DAC direct observation set by int. DAC 50-100pF by n p int/ext Analog output int/ext p
	98 GND98 99 GRepCLR 100 eRD ENA 101 GND101 102 VDD102 103 eRD RS S2 104 eRD RS S2 105 eRD RS S0 107 VDD107 108 GND108 107 VDD107 109 CMP_VSS 101 Vdischarge 111 RampMon 112 ISEL 113 VrampFef 116 eMon Timing 117 TIRG20 118 eTRG20 119 eTRG10 120 GRG10 121 GND121 121 VadjN 123 Amon 123 Amon	0V power (GND = VSS) Global register clear Enable ReadOut 0V power (RND = VSS) 2.6V power (VDD) Select Row Read Addr #1 OV power (SND = VSS) 2.6V power (VDD) Wildinson Ramp control Wildinson Ramp Start voltage Buffered copy of Wilk Ramp Montor for Wilk Ramp I (V out) Charging node 0V power (SND = VSS) 2.6V power (VDD) Montor internal timing gen Tingger output #2 Tingger output #1 0V power (GND = VSS) Sampling NMOS current Adj trigger timi monitoring	MSB LSB H=Ramp; L=Vdis set to -0.4V set by int. DAC direct observation set by int. DAC 50-100pF typ muxed output P 0 0 p int/ext Analog output int/ext

Absolute Maximum Ratings

Supply Voltage (VDD)	-0.4V to +3.6V
Voltage Input Digital lines	-0.3V to +3.3V
Voltage Input Signal pins ¹	+0.4 to +2.8V
Voltage any output pin	TBD
Input Current (non-power)	TBD
Package Input Current	TBD
Max Junction Temperature	TBD
Thermal Resistance	TBD
Package Dissipation	TBD
+ Many other specs	TBD
Storage temperature ²	-65C to +150C

Operating Ratings

Operating Temperature	-0.4V to +3.6V
Supply Voltage	-0.3V to +3.3V
Output Signal Levels	+0.4 to +2.8V
TSA strobe jitter	TBD
RCO Duty Cycle	TBD
Analog Input Pins	TBD
Vped	+0.4V to +2.8V

Note 1: Minimal input protection diode structure Note 2: Soldering process must comply with ASAT Technologies Reflow Temperature Profile Specificaitons


Converter Electrical Characteristics

Stored samples in the TARGET7 are converted into output digital code using a Wilkinson technique, where a ramp converts the analog value into a binary output time. These time intervals, from the beginning of ramp until the count time is latched using a fast Gray code counter, is proportional to the stored analog value. By changing the ISEL (ramp rate) and VrampRef (external capacitor), the conversion ramp time slope can be manipulated. Performance and number of bits of resolution depend upon this ramp slope and Wilkinson clock provided externally (typically from FPGA).

Symbol	Parameter	Conditions	Тур.	Limits	Units
INL	Integral Non- linearity	Full scale input	TBD	TBD	Bits (min)
DNL	Differential Non-linearity	Full scale input	TBD	TBD	Bits (min)
Tacq	Conv. Cycle time	16 channels * 32x in parallel	1	TBD	us
ENC	Equivalent Noise	No signal	TBD	TBD	Bits (min)

Operational Overview

The figure below outlines the key functional blocks of the TARGET7 ASIC. External to this ASIC it is assumed that any gain required is provided externally. While the input is consistent with a low impedance one, external termination is expected to turn any current output device into an input voltage.



TARGET7 is a 16-channel device where both a signal and its reference signal are input to the ASIC, to provide a well-defined impedance into the sampling array on die (with stub on die for rest of input line).

Control of the timing samples is provided by a configurable timing generator that is driven by the **SSTin** input LVDS signal, as described in detail in the **Sample Timing Generator** section. In order to provide continuous sampling, sampling and transfer to a much larger storage array is performed on groups of 32. When acquisition occurs in one group of 32, the other group of 32 are being amplified and buffered by **Buffer Amps** and then written into the **Storage Array**. Independent Write and Read controls permit multi-hit functionality and addressing is described in the **Write/Read ADDR Decode** section.

Utilizing all 512 atomic storage groups of 32 samples, a depth of 16,384 samples is available for either multievent buffering or up to 16µs of trigger latency. Groups of 32 are randomly accessible for readout. Once selected, the 32 storage cells in all 16 channels are powered up for Wilkinson ADC conversion. The Wilkinson Ramp Generator block (not shown) generates and broadcasts a ramp to all channels. At a separately controlled time a counter is started for each channel. In order to reduce power while allowing for fast clock speed, separate oscillators are provided for each counter. When the voltage ramp crosses the comparator threshold the counter stops and the count then represents the time (ADC code) corresponding to the voltage held in the storage cell. In order to maintain a constant Wilkinson clock rate as a function of temperature, a separate, identical Wilkinson counter is provided inside the Wilkinson Clock Monitor block.

Digitized samples are selected (again randomly accessible) and then serial transferred on all 16 channels in parallel. Address decoding and sequencing is performed inside the Serial Readout Sequencer block.

Finally, to simply implementation and external board component requirements, many configuration bits and biases are set via on-chip 12-bit DACs. These are detailed in the **Serial Config/DAC** block.

Input Coupling

To permit the highest possible input frequency response that TARGET7 has been designed with a reference signal, tied to an input pedestal voltage (Vped) and used for common mode rejection, to complement the raw input signal. This reference is provided with high ESD protection. The raw high-frequency input is not. Therefore it is highly recommended that a fast, low capacitance RF-rated input protection diode be used on these inputs. The basics of this RF input structure have been evaluated previously and the expected performance is simulated below.

Magnitude [dB]



10MHz 100MHz Frequency

Due to the active elements in the amplification path, the SPICE simulated input frequency is expected to be more like 500MHz for the gain shown on the next page. Unlike TARGET, because the amplifier is on the storage sample output, instead of the input, the gain-bandwidth of the amplifier does not significantly degrade the large amplitude response.

Trigger Functionality

Trigger Encoding

In order to uniquely determine....

Encoding/decoding table for TARGET7 trigger

5-Nov-11 GSV

In general, there should be 3 possible trigger states to decode:

	1 tri	igger bit ON		unique, single	hit assignm	ent	25% of time											
	2 tri	igger bits ON		use the TRG1	5 bit to resol	lve ambiguity												
	3 or	more bits ON		rare, multi-hit	= read ever	ything												
											TRG1	TRG2	TRG3	TRG4	TRG16		OR6	
Ch. # hit			G1	G2	G3	G4	S1	S2	S3	S4	M1	M2	M3	M4				
	0	0000	1	0	0	0	1	0	0	0	1	0	0	0	0	unique		
	1	0001	1	0	0	0	0	1	0	0	1	1	0	0	0	x		
	2	0010	1	0	0	0	0	0	1	0	1	0	1	0	0	x		
	3	0011	1	0	0	0	0	0	0	1	1	0	0	1	0	x		
	4	0100	0	1	0	0	1	0	0	0	1	1	0	0	1	G2&S1	1	
	5	0101	0	1	0	0	0	1	0	0	0	1	0	0	0	unique		
	6	0110	0	1	0	0	0	0	1	0	0	1	1	0	0	x		
	7	0111	0	1	0	0	0	0	0	1	0	1	0	1	0	x		
	8	1000	0	0	1	0	1	0	0	0	1	0	1	0	1	G3&S1	1	
	9	1001	0	0	1	0	0	1	0	0	0	1	1	0	1	G3&S2	1	
	10	1010	0	0	1	0	0	0	1	0	0	0	1	0	0	unique		
	11	1011	0	0	1	0	0	0	0	1	0	0	1	1	0	x		
	12	1100	0	0	0	1	1	0	0	0	1	0	0	1	1	G4&S1	1	
	13	1101	0	0	0	1	0	1	0	0	0	1	0	1	1	G4&S2	1	
	14	1110	0	0	0	1	0	0	1	0	0	0	1	1	1	G4&S3	1	
	15		0	0	0	1	0	0	0	1	0	0	0	1	0	uniquo	-	

Daniel Table

TRG16	TRG4	TRG3	TRG2	TRG1	status	
0	0	0	0	0		no hits
0	0	0	0	1	Ch. 0	
0	0	0	1	0	Ch. 5	
0	0	0	1	1	Ch. 1	
0	0	1	0	0	Ch. 10	
0	0	1	0	1	Ch. 2	
0	0	1	1	0	Ch. 6	
0	0	1	1	1	all	Ch. 0 - 11
0	1	0	0	0	Ch. 15	
0	1	0	0	1	Ch. 3	
0	1	0	1	0	Ch. 7	
0	1	0	1	1	all	Ch. 0-7; 12-15
0	1	1	0	0	Ch. 11	
0	1	1	0	1	all	Ch. 0-3; 8-15;
0	1	1	1	0	all	Ch. 4 - 15
0	1	1	1	1	all	channels
1	0	0	0	0	invalid	
1	0	0	0	1	invalid	
1	0	0	1	0	invalid	
1	0	0	1	1	Ch. 4	
1	0	1	0	0	invalid	
1	0	1	0	1	Ch. 8	
1	0	1	1	0	Ch. 9	
1	0	1	1	1	all	Ch. 0 - 11
1	1	0	0	0	invalid	
1	1	0	0	1	Ch. 12	
1	1	0	1	0	Ch. 13	
1	1	0	1	1	all	Ch. 0-7; 12-15
1	1	1	0	0	Ch. 14	
1	1	1	0	1	all	Ch. 0-3; 8-15;
1	1	1	1	0	all	Ch. 4 - 15
1	1	1	1	1	all	channels


Sample Timing Generator The sampling speed of the TARGET7 is controlled by adjusting the VadiP and VadiN voltage lines. Internally, the base delay element is a current starved inverter, as indicated at the right. A normal inverter regenerative stage is used in between to restore the voltage value between stages, and super buffers drive the sampling switches. SSPin p.331 varInv p.331

Schematic of the base timing generator cell. Quiescent, both SSPin and SSTin are low. Sampling begins with SSPin being asserted. Because of the additional inverter, when the output of the delayed copy of SSPin (SSPout) reaches the NAND gate, the switches for this time step close and the SCA goes into tracking mode. At a later time, when SSTin is asserted high, the switches then open and the instantaneous value at the input to the switch is then stored on the sampling capacitors. As long as SSPin is asserted sufficiently far in advance (sampling speed dependent but typically 8ns or more), and stays valid until after SSTin has passed, SSPin itself is not timing critical. Therefore the rising edge of SSTin is the defining timing signal and every effort should be made to maintain its integrity.

Sampling Speed Stabilization


It is known that the sampling speed of these delay timing generators is temperature dependent, typically with a value determined to be something like 0.2%/degree C. In order to compensate for this effect, there are 2 mechanisms available. A continuous ring oscillator copy of the delay time generator (with one additional inverter and that output fed back to the input is available as the RCO signal. The SSPout for the last stage of the delay chain is also made available for monitoring and feedback. A number of means can be employed to determine and lock the net delay and they will be updated as testing proceeds.

Sampling Speed Adjustment



As seen at the left, adjusting the VadiN signal we are able to easily cover 0.5-1.5 GSa/s sampling in SPICE simulation. Very conservative values were used for the parasitic capacitances of the timing generator structure and 20% faster operation has been seen in similar ASICs using essentially the same delav generator circuitry. which indicates operation to just over 2 GSa/s may be possible. Multiple methods are available for locking this sampling frequency. discussed on the preceding page. Sensitivity for a target operating point of 1 GSa/s is presented in the figure below.

Example tuning sensitivity for maintaining stable timebase.




Sampling Speed Measurement

As this is one of the easiest of the adjustments, space reserved for this measurement

Serial Config/DAC

TARGET7, like TARGET2 has a large number of configurable registers. These are loaded via a serial data protocol into a set of shift registers. To permit no-destructive readback and minimize upset to registers not changed, the entire sequence of 363 control bits is shifted into TARGET7 via data input pin SIN whose data is advanced on the rising edge of the SCLK pin. After wending its way through the entire signal chain, the value then appears 446 transfer cycles later on the SHout pin. At 50MHz clock rate it takes about 9μs to load the entire register array. Once all values have been serially loaded, the actual control registers are updated using the parallel clock (PCLK) signal. Long routing delays within TARGET7 may limit the speed of these signals internally and will need to be verified via test. A register reset pin (RegCLR) is provided though not normally needed

TARGET4 Serial programming path



Total 363 bits


Routing map of the TARGET7 configuration registers. A detailed discussion of each of these values is presented subsequently.

As noted in the programming chain, there are 3 different types of registered items: a 1-bit register, a 12-bit DAC and a 12-bit buffered output DAC. The 12-bit DACs come in both a unbuffered output, as well as a buffered output version, depending upon whether the DAC needs to drive a significant load. These buffered DACs also have a DAC that controls the strength of the buffer output, which allows for the possibility of disabling the output by powering off the buffer, and overriding the signal external to the ASIC.

The **SGN** bit sets the polarity of the trigger edge for all channels and is held in a 1-bit register. Another 1-bit register selects either the **SSPout** or **SSTout** signals for monitoring of the sampling speed, if that mechanism is choosen. The Gain settings for each channel is a bit more complicated and will be discussed after the 12-bit DAC itself, as well as the meanings and suggested operating values for these biases.

12-bit DACs

A large number of 12-bit DACs are provided for being able to tune a number of adjustable parameters. They are all based upon a class R-2R ladder design, and the typical output response versus DAC code is provided in the figure below. Inset is the transition seem of the most significant bit of the counter. Note that DAC response is inverted with respect to input code: 000000000000 = 2.5V, 1111111111111 (4095) = 0.0V.



DAC count (counter incremented)

12-bit DAC Settings


Following sequentially through the programming chain the meaning and suggested operating points/trends of these various settings are discussed in the following pages.

TRGSumbias


This is the amplifier bias for the Trigger Sum OTA. As it is not driving a heavy load, it need not be driven hard and is governed by the current draw curve for **Vbias**, which is shown on page 7.

TRGbias

This is the amplifier bias for the Trigger Comparator OTA itself. As the circuit is identical to that of TRGSumbias, its response is also shown on page 7.



Adjustment of the WBIAS control voltage can be used to tune the 1-shot output width as seen in the figure at left. comparison with a couple of SPICE reference points indicate that, apart from an observed threshold shift (in part due to level translation offset of an internal buffer amplifier, the same width dependence on WBIAS setting is observed. While narrow output signals can be reliably set. without feedback. temperature dependence is a concern. In future variants the ability to feedback lock using a reference signal will be an important enhancement.




A more comprehensive SPICE simulation of the expected output width as a function of the discharge current, which is independent of the threshold offset observed above.

Temperature Dependence


It has been observed that the trigger output width is temperature dependent. Some feedback control is likely to be needed, for which the **TRGin** and **TRGout** (output monitor) signals are provided.

CMPbiasIn (a/k/a CMPbias)

As shown in the circuit at the right is the base storage cell, where two biases are work in opposition to other through the differential pair compare the Vstore value with the Ramp voltage. Shout is pulled low to end Wilkinson conversion.



Optimal noise performance is expected to be for about a 4-5x stronger CMPbias than PUbias.



Suggested initial operating point: $^{\sim}50k\Omega = 781mV$

TRGGbias


This is the amplifier bias for the Trigger Amplifier OTA, on the input path of every channel. As the circuit is identical to that of TRGSumbias, its response is also shown on page 7.

Sampbias1, Sampbias2 (a/k/a Vbs1, Vbs2)

These are the bias currents for the OTAs that perform the analog gain and transfer as discussed on page 7. For historical reasons they are also known as **Vbs1** and **Vbs2**.

PUbias

As indicated in the diagram on page 14, PUbias works in opposition to CMPbias to enable the differential pair of the compact storage cell to work as a wire-OR ooutput comparator. Something like a 4x-5x stronger CMPbias is suggested for optimum noise performance, though this needs to be studied systematically.



TRGthresh

These thresholds represent the actual thresholds applied to the comparators of the 4 quad trigger outputs, as well the threshold common to all 16 channels.

VdlyN, VdlyP (a/k/a VadjN, VadjP)

These DAC outputs control the sampling timebase adjustment as discussed in detail on page 8.

MonTRGthresh

This DAC sets the monitor trigger channel threshold (typically VDD/2 if using FPGA output as monitor input [TRGin] for continuously monitoring trigger width via TRGout width tracking.

DBbias


This DAC sets buffered DAC bias strength for the SBbias, Isel and Vdischarge DAC outputs.

SBbias

This DAC sets the SuperBuffer drive strength of the Vramp signal fanout.

Isel Voltage Ramp Adjustment and Vdischarge Ramp offset


The Wilkinson ramp slew rate is adjusted by varying the capacitor charging current, denoted **ISEL**, or by changing the ramping capacitor (Cramp). For large values of ISEL, non-linearities in the ramp have been observed. For very fast ramping times, a small capacitor is preferred. A typical value of 200pF is normally used, corresponding to the current values and typical discharge time shown. Note that both the ramp slew rate and Wilkinson clock rate may be adjusted to set the Conversion Gain (mV/count), though with some restrictions. The ramp starting location is set via the **Vdischarge** DAC.



Suggested initial operating point: ~100uA = 1.3V

This is the Wilkinson Ramp slope adjustment Simulation is for 200pF Cramp

Ramping Capacitor [Cramp] dependence





To complete the discussion of what input ramping capacitance to use, at left is shown the dependence of the full ramping voltage as a function of the Cramp value chosen.

For CTA applications, taking the nominal **ISEL** value set above, about 40pF is the appropriate value for a 1us **Vramp** time.

Suggested initial operating point: 5us full scale = 220pF

This is the Wilkinson ramp slope adjustment
Quite linear response over this range: 22ns per pF






TARGET7 uses a classical Wilkinson architecture, where the comparator, Clock, and digital registers are provided inside the ASIC.

Operational Aspects

The previous pages indicated the bias conditions for the other building blocks of the Wilkinson ADC. A comparator is used to convert the stored sample voltage into a time that a voltage ramp, of known slew rate, exceeds the level of the stored voltage. This time is measured using a clock, of an adjustable rate, and a counter. Adjustable parameters associated with the voltage ramp generation and buffering have been presented. The final element that determines the gain (mV/count) of the Wilkinson ADC is the clock speed adjustment, as described below.

Wilkinson Clock speed adjustment [Vdly]




A dedicated, 513th Wilkinson counter is provided for monitoring this counting rate. A separate start/clear are provided and this counter can be left running continuously, as a divide by 13 stages output is provided for monitoring in the companion FPGA to lock in this clock frequency.


As the same temperature dependent effects are expected, this should be servo-looped.

This is the Wilkinson clock adjustment

Gain (4-bit register) Trigger Operation

Representative of the desired, extended flexibility in forming triggers with TARGET7, below is a schematic of the trigger path of a single input channel. The select bits shown below determine the gain and the ability to analog disable the sum from an individual anode. To account for differential gain across the face of the PMT, a gain block is provided, which adjusts the current value provided in the sum.






Storage array addressing

The 64 input samples are partitioned into 2 group of 32 sample writes, which are "ping-ponged" between, allowing continuous sampling. These atomic groups of 32 samples are written into an array that is 512 of such 32 samples deep. Due to wiring restrictions, each input group of 32 samples can only be written to 256 of these 512. This is illustrated in the block diagram on the first page of this datasheet. Another wiring limitation is that the samples are written into the rows in groups, such that bit 0 is not the least significant bit of addressing, though this can be treated as a simple pin redefinition.

Reading is performed completely independently of writing, to allow multi-hit buffering inside the array. Samples in groups of 32 are converted in parallel for each channel. The actual stored analog voltages are left inside the storage cell and interrogated in place, using a very simple and compact comparator inside each storage cell. The rest of the Wilkinson ADC (clock, ramp and counter) are described later, with the 32 registers holding the converted 32 samples is seen at the right of the array.




Storage Settling Time

Compared with the analog bandwidth required to couple the analog value into the sampling array, that required for the storage array is greatly reduced. Each buffer amplifier is driving 256 nodes, and simulations indicate settling to 10 bits of resolution in just less than 16ns, which is the value required to run at 4GSa/s continuously, a sampling rate far above the TARGET7 capability.

Continuous Sampling

In order to provide seamless sampling, the strobes **SSPin** and **SSTin** must be repeated, with a sequential selecting of the Write addresses and transfer of those signals into storage with the Write Strobe (**WR_STRB**) signal. Below is an example timing diagram for acquision at 1GSa/s.



Sampling timing generation and readout requires at least one, or two state machines to perform the sequence of timing strobes and address selects to access the correct addresses with stored samples, convert those values to digital intervals and then broadcast the conversion samples to a data acquisition of some kind. A set of reference firmware for the initial

At right is the top-level symbol reflecting the logic needed to implement the requisite state machine. Further information on this logic functionality and required resources will be described in a companion Application Note.


TARGET7 Evaluation Board

In order to speed development and to gain experience with using the TARGET7 ASIC, an evaluation board is being developed at SLAC....



Packaging Mechanics

Mechanical drawing details are provided for the package used.



Package Details (cont'd).

S _{YMBO}	YMB COMMON DIMENSIONS						
o_	M.N.	NCM.	MAX.	N C I F			
Ф	C,	3.5*	7*				
1 1	C"	-	_				
0 2	11*	12*	'3'				
03	11*	1.21	131	'			
Ü	0.09	-	0.20	11			
C,	0.09	-	0.16	11			
D2	2.00	-	_	13			
F.?	2.00	-	_	13			
_	0.45	C.6C	C.75				
L1		1.00 REF					
₹`	0.08	_	_				
₹2	0.08	_	0.20				
S	0.20		•				
-DLE	RANCES 0	F FORM AN	D POSITION	4			
ada		0.20					

0.20

000 NOTE REF

ISSUE

	(b; /\$\/\frac{\hat{9}}{2}\
	X=A,B OR O

14 X 14	1.00	52	AEA	AEA HU / AEA HD
14 X 14	0.80	64	AEB.	AEB-EU / AEB-HO
14 X 14	0.65	80	AFC	AFC HU / AFC HO
15 X 14	0.50	100	AFD	AFD-HU / AFD-HD
14 X 14	0.40	120	AEE	AEE-HU / AEE-HD

120-pin package relevant variation diagram is AEE.

Needs confirmation!!!

,					-,	ALIO IIVI						
s _y		AEC		O N	3 - 1,=-			ΛΕΞ			.7	
Be	MIN.	SQUARE NOM.	MAX.	T :	M N.	SQUIRL MOM.	MAX.	. T	MIN.	SQUARE NOV.	MAX.	T F
А			1.20	′4			1.20	14			1.20	14
Δ1	0.05		0.15	12	0.25	_	0.15	12	0.05	-	0.15	12
A2	0.95	1.00	1.05	14	0.95	1.00	1.05	1≟	0.95	1.00	1.05	14
b	0.22	0.52	1.58	3,1	0.17	0.22	0.27	9,11	C.13	0.18	0.23	9,11
ь1	0.22	0.30	0.33	1	0.17	0.20	0.23	11	C.13	C.16	C.19	11
D	1	6.00 BS	iC	4	1	6.00 BS	C	۷.	-	6.00 BS	C	4
D1	1	4.00 38	:C	- 2	1	4.00 BS	iC .	5,2	,	4.00 BS	С	5,2
е		0.65 BS	C			0.50 350	9	·		0.40 BS0	2	
E	1	6.00 39		4		6.00 BS	0	_ ∠		6.00 BS	С	4
F1	1	4.00/35	C	5,2	1	4.00 BS	iC .	5,2	-	4.00 ES	C	5,2
N		80				100		·		120		
			TOL:	PANCE	S OF FO	RM AND	POSITION	\				
CCC		0.10				0.08				0.08		
bbb		0.13				0.08				0.07		
NOIL	1,5,	15			1,8,	,15			1,8,	15		
RF.		411				-411			11-	411		
ISSUE	A				A				A			

Mechanical drawing details are provided for the leadframe used to package BLAB3A.