

## ch1 - (basic book)

- FLP  $\rightarrow$  TLP processor design migration
- global sum computation in parallel
  - Compute local start/end indexes
  - Compute local sums
  - Combine local sums into global sum
    - Serial vs. tree-reduction way
    - $\mathcal{O}(p)$                        $\mathcal{O}(\log_2 p)$
- task parallel vs. data parallel
- - communication
  - synchronization
  - load balancing
- parallel programming paradigms
  - [ HL parallel Lang.
  - vs. explicit (e.g. OpenMP, MPI, ...) pthread
- process/thread
- demo — UNIX fork/join — output trace
  - #include <unistd.h> — for fork()
  - #include <sys/wait.h> — for wait()  $\equiv$  join

## Ch2 - (basic book) parallel HW and SW

- von Neumann bottleneck:  $\text{CPU speed} \neq \text{mem speed}$   $\hookleftarrow$


Sols: | 1. cache  
2. V.M.  
3. ILP - fine grain  
4. TLP - coarse "

- cache access pattern affects performance  
C/C++ row-major vs. col-major access

- ILP - [ scalar pipeline  
multiple-issue machines  
[ VLIW  
superscalar ] SW vs. HW speculation


- TLP - [ multi-threading (e.g., SMT)  
multicore processor

SMT - fine grained



1 instr. per thread  $\rightarrow$  compete for resources.


- processor design migration



— multicore processor design issues

- ( IN — should be scalable
- fault tolerency
- low power consumption
- efficient mem. hierarchy

— building shared-mem system with multicore processors



— multicore chip arch.

- ( — hierarchical design — eg., Core i5, i7
  - pipelined " ( — — — — — )
  - network " ( — — — — — )
- Additional diagrams: To the right of the list, a hierarchical tree structure shows two levels of nodes, labeled L1 and L2. Below the list, a network diagram shows two processor blocks (each with 'C/M') connected to a common bus.

## Springer book

Parallel Arch. and taxonomy


— Flynn's taxo.

- [SIMD
- MIMD

— memory organization of pra. comp.

- ( — shared-mem
- distributed mem.
- virtual shared mem. (DSM)

— Kai Hwang's taxo. of MIMD systems



— SIMD mode computation


vs. [ Vector processors  
] array processors

$$\Rightarrow (A) + (B) \Rightarrow (C) \quad C_i = A_i + B_i \quad (1 \leq i \leq n)$$

performance on SISD vs. SIMD

[ vector processor way  
] array processor way

— SIMD vs. MIMD — characteristics



— data-parallel applications (fine-grained) {

 — coarse-grained parallel applications  
 — data-parallel/task-parallel.

## ch2 — basic book

### — parallel programming on MIMD



- shared-mem system
  - a process  $\rightarrow$  forks threads
- distributed-mem system
  - multiple processes


- SPMD — same program for all threads (for both data/task parallel)
- MPMD — running a separate prog. on each processor.

### — shared-mem. programming

- dynamic threads — when needed
- static threads — at the same time (at begining)
- non-determinism — on thread termination
- critical section and mutex control
  - mutex
  - semaphore
  - monitor
  - busy-waiting
- thread safety
  - some serial built-in func.
  - malfunction in parallel prog.

### — distributed-mem programming

- multiple processes, each on different cpu/opsys.
- MSG-passing API — send/receive — synchronization
- one-sided comm.
- collective comm.
  - broadcasting 
  - reduction 



— on CoW (cluster of multicore nodes)

hybrid programming is possible

eg) MPI + OpenMP model

— I/O for parallel programming

suggested rules:

- file access: a single process/thread should access any single file  
(not 2 processes open the same file)
- stdio  
↳ non-determinism

= performance

ideal

$$T_p = \frac{T_s}{p} \quad \text{— ideal case (linear speed up) } (s=p)$$

$$\text{ideal speedup } (S) = \frac{T_s}{T_p} = \frac{T_s}{(\frac{T_s}{p})} = p$$

(E is always 1)  
 $E = \frac{S}{p} = 1$

$$\text{efficiency } E = \frac{S}{p} = \frac{(\frac{T_s}{T_p})}{p} = \frac{T_s}{p \cdot T_p} = \frac{1}{p} \left( \frac{T_s}{T_p} \right)$$

(speedup per processor)

effective

$$T_p' = \frac{T_s}{p} + T_{\text{overhead}}$$

$$S' = p \cdot \underbrace{\left( \frac{T_s}{T_s + p \cdot T_o} \right)}_{< 1}$$

effective speedup

$$S' = \frac{T_s}{\underbrace{(T_p')}}_{= \left( \frac{T_s}{p} + T_o \right)}$$

— maximum speedup from parallelization

Amdahl's Law

$$Sp = \frac{1}{(1 - F_e) + \left(\frac{F_e}{S_e}\right)}$$

ex) 10% serial, 90% parallel  
 ⇒ max. speedup achievable?

— Scalability — of parallel program

problem size  $n$ , # of processors  $p$ .

$\left[ \begin{array}{l} n \rightarrow k * n \\ p \rightarrow k * p \end{array} \right] \rightarrow \text{yielding same } E_{\text{with } n, p} \text{ — Weakly Scalable}$   
 $\left[ \text{only } p \rightarrow k * p \right] \rightarrow \text{yields same } E_{\text{with } n, p} \text{ — Strongly Scalable}.$

— parallel program design steps

1. partition
2. determine Communication
3. aggregation — reduce comm. cost
4. mapping — assign tasks to processes/threads

ex) histogram making program

vs.  $\left[ \begin{array}{l} \text{shared-bin way} \rightarrow \text{race condition (mutex)} \\ \text{local-bin and then combine way} \end{array} \right. \left. \begin{array}{l} \text{data parallel} \\ \text{send/receive} \end{array} \right.$

## Advanced book ch1.

- speed up
- efficiency
- cost:  $C = T_p * P$  — ideal case,  $C = T_s$
- scalability

- computation-to-comm. ratio → the higher the better.

- runtime analysis example — with global sum computation

$$\sum_{i=0}^n A[i]$$

[ serial time  $T_s(1, n) = n - 1$

[ parallel time  $T_p(P, n) = T_p(2^8, 2^k) = \underbrace{(2^{k-8} - 1)}_{\text{comp. time}} + \underbrace{78}_{\text{comm. time}}$

⇒ weakly scalable program.

(proof)

- parallel program design

- partitioning
- communication
- synchronization
- load balancing

- prefix-sum example — concept

( step1: local sum in each processor

step2: prefix-sum comp. with right-most values only

step3: addition of resulting value from each local array  
from step2 to right neighbor.

- image classifier example

task-vs. data-parallel approaches.



## Advanced book ch2.

### — PRAM models (shared mem)


- EREW
- CREW
- CRCW

1. priority CW — highest priority processor writes.
2. arbitrary CW — random selection
3. common CW — when all values are equal, write.
4. combining CW — (all values are combined into a single value. (e.g. sum, min, ...))

### — parallel prefix computation (on PRAM)

$$\begin{cases} S_0 = X_0 \\ S_1 = X_0 \circ X_1 \\ \vdots \\ S_{n-1} = X_0 \circ X_1 \circ \dots \circ X_{n-1} \end{cases} \quad (\circ \text{ — binary operation})$$

#### 1. recursive doubling with $n$ processors




$\log_2 n$  steps  
(in each step, all ops are parallel — using  $n$  processors.)

$$\underset{\text{Cost}}{C(n)} = T(p, n) * p = \delta(\log n) * n = \delta(n * \log n) \neq \delta(n)$$

→ not cost optimal.

#### 2. cost optimal approach with $p = n / \log n$ processors.






$$\Rightarrow C(n) = T(p, n) * p = \delta(\log_2 n) * \frac{n}{\log_2 n} = \delta(n)$$

(cost-optimal)  $\frac{n}{T_s}$

— sparse array compaction example (on PRAM)

— cost-optimal approach using  $n/\log n$  processors



$$\Rightarrow C(n) = T(p, n) * p = \delta(\log n) * \frac{n}{\log n} = \delta(n)$$

(cost-optimal)  $\frac{n}{T_s}$

— Foster's parallel algo. design method.

partition  $\rightarrow$  comm.  $\rightarrow$  agglomeration  $\rightarrow$  mapping

ex) Jacobi iteration