
# Ch2 parallel Hardware and Parallel Software

- in order to write efficient parallel programs,
  - -> need to have knowledge of underlying HW & system SW.
- Von Neumann Computation Model



I von Neumann bottleneck—due to the separation of CPU and memory
high exec rate low transfer

- process, thread, multitasking

(op sys.)

light-weight

exec. switch between

threads faster than
between processes

Thread

process fork Join

fork Join

Threads belonging to the same process share resources (e.g., mem, 7/0)

each thread has its own pc, stack.

## - Solution approaches to Un Neumann bottleneck

- 1. Coche
  - 2. Virtual memory
  - 3. instruction-level parallelism (ILP) fine-grain
- 4. Thread-level parallelism (TLP) coarse-grain

### 1. Cache

which memory item should be in the cache?

> locality temporal - accessed again in the near future

(ex).loop

Spatial - block movement (cache +> mem)

Contains nearly items (ex, array)

review

-block placement (mem - cache)

(direct-mapped)

Set-associative

fully-associative

- When write-hit - WT VS. WB

Lurite-miss - w. alloc. VS. no w. alloc.

block replacement (no need for direct-mayped)
LRU, Random, ---

- Cache access pattern and program exec. performance C/C++ use row-major order (mem)

4) 2- p array -> now-major 1-p array layout

ex) 4x4 array A stored in memory

Mem-block
D A00 A01 A02 A03
1 A10 A11 A12 A13
2 A20 A21 A22 A23
3 A30 A31 A32 A33

block 512e=4

ASSUME: Cache

(-direct-mapped)

(cache-blocks)

(cache-blocks)

(b) 0000

block 572e=4

for 
$$(i=p; i < 4; i + t)$$

for  $(j=p; i < 4; j + t)$ 
 $(j=p; j < 4; j + t)$ 


for(j=¢; j<4; j++)

for(j=¢; j<4; j++)

→ 16 Cache misses

Y[i] += A[i][j] \*S;

## 2. Virtual memory



very big program/data doesn't fit into memory.

Pages by keeping temporal/spatial locality

- fago fault (pago is stored in HD only 3. ILP (Instr. level parallelism) Scalar pipeline with N stages tot. exec. time =  $N + (n-1) \times 1$  cycles  $\approx N$ -fold

To

multiple issue [VLIW (Very Long Instr. Word) - static (SW) Speculation. L Superscalor - dynamic (HW) speculation. compiler Speculation determining the instructions to be exec. in parallel. -> possibly incorrect Z=X+Y; Ŋ(Z>¢) W=X; -fetch group/dispatch/issue [Z=X+Y: Trin parallel [W=X; J-by assuming Z>\$ if speculation is incorrect, gobock and exec. W=Y; 4) Z=X+Y; W= xap; -fetch group/dispatch/issue [Z=X+Y: ]rin parallel [w= \*ap:

- if I long say of dependent Statements
 ⇒ difficult to exploit ILP.

if xap points to Z, go back and reexecute W=xap;

### 4. TLP (Thread level parallelism)


- Simultaneous execution of different threads - coarse grained (than ILP)

- 2 implementations of TLP

multicore - multiple independent exec. cores with all resources onto a single processor chip.

- HW multithreading (time slice way) Switching a single processor between different threads fine-grained - instr. by instr. in each thread

chunk-by-chunk



multicere process

€ SMT (S; multaneous MultiThreadip)

a variation of fine-grained multithreading

- multicore + SMT


4) Intel Core 13, 15, 17 2 logical processors

-IBM power7

4 L.P.

- Sun/bracle T4

- Using more than 2 L.p. is not efficient




max. 1 instr. from each Th. at same cycle

Compete for resources (Fil's) in a processor

as if > 3 multiple logical processors each has peand replicated registers

HWsupports

#### **Processor Design Migration**



- ILP (Instruction Level Parallelism) → TLP (Thread Level Parallelism)
- ILP: Achieving HP via overlapped instruction execution;

  Serial control flow;

  Limited degree of parallelism (sequence of dependent instructions)


  high energy consumption, HW complexity (space).
- TLP: Achieving HP via <u>multiple cores on a processor chip</u> (a thread on a core) or, via HW multithreading (e.g., <u>SMT</u>);
  Multiple independent control flow;
  Parallelism at process/thread level.

#### Multicore processor design issues

- data transfer between cores on-chip interconnection provides enough bandwidth;
- IN should be scalable to increasing number of cores;
- fault tolerance of the entire system;
- low power consumption desired (through IN);
- efficient memory (L1, L2, L3 caches), I/O systems for fast data transfer (to avoid idle core);

more cores → more cache levels to fulfill bandwidth requirements; ex) Core i7: L1,L2 local to each core; L3 shred among all cores;

ex) shared-memory MIMD with multiple multicore processors



#### Multicore chip architecture – 3 design choices

#### Hierarchical design

Multiple cores share multiple caches

ex) Intel Core i7 – 4 cores/chip; 2 logical cores (hyper threading)/core

IBM Power7 – 8 cores/chip; 4 logical threads/core

AMD Opteron – 8 cores/chip

#### • Pipelined design

Data elements are processed by multiple cores in a pipelined way; Each core performs a specific processing step;

ex) Network processors in routers – Xelerator X10, X11 (800 cores, logically arranged for a pipeline) graphics processors

#### Network based design

Msg-passing (distributed-memory) way;

ex) SUN Ultra SPARC T4 – 8 cores/chip; 8 threads (SMT)/core

total 64 threads; IN: Xbar

IBM BG/Q processors

Intel Teraflops research chip – 80 cores; IN: 2-D (8x10) mesh

Intel SCC – single chip cloud computer


cache/memory

core
interconnection network
control

core
interconnec

Fig. 2.6 Design choices for multicore chips according to [121].

hierarchical design



pipelined design

network-based design

Fig. 2.7 Xelerator X11 Network Processor as an example for a pipelined design [198].

Table 2.1 Examples for multicore processors in 2012.

processor	number cores	number threads	clock GHz	L1 cache	L2 cache	L3 cache	year released
Intel Core i7 3770K "Ivy Bridge"	4	8	3.5	4 x 32 KB	4 x 256 KB	8 MB	2012
Intel Xeon E5-2690 "Sandy Bridge EP"	8	16	2.9	8 x 32 KB	8 x 256 MB	20 MB	2012
AMD Opteron 3280 "Bulldozer"	8	8	2.4	8 x 16 KB	4 x 2 MB	8 MB	2012
AMD Opteron 6376 "Piledriver"	16	16	2.3	16 x 16 KB	8 x 2 MB	2 x 8 MB	2012
IBM Power7	8	32	4.7	8 x 32 KB	8 x 256 KB	32 MB	2010
Oracle SPARC T4	8	64	3.0	8 x 16 KB	8 x 128 KB	4 MB	2011

Shamen pook




Fig. 2.8 Block diagram to illustrate the internal architecture of one core of an Intel Core i7 processor (Sandy Bridge).