



**Mux3to1:** 根據 select 輸入選擇輸出三個 input 其中一個

**Shifter:** 根據 leftright 決定左移或右移 shamt 個單位

**Sign\_Extend:** 把數字擴充成 32 位，要注意正負數

**Zero\_Filled:** 用 0 填充到 32 位

**Finished part:**

Adder.v

```
//Main function
/*your code here*/
assign sum_o = src1_i + src2_i;
```

ALU.v

```
//Main function
/*your code here*/
assign zero_o = ~(|result);

always@(*)begin
    case(ALU_operation_i)
        4'b0000: result = aluSrc1 | aluSrc2;
        4'b0001: result = aluSrc1 & aluSrc2;
        4'b0010: result = $signed(aluSrc1) + $signed(aluSrc2);
        4'b0110: result = $signed(aluSrc1) - $signed(aluSrc2);
        4'b0111: result = ($signed(aluSrc1) < $signed(aluSrc2)) ? 32'b1 : 32'b0;
        4'b1100: result = ~(aluSrc1 | aluSrc2);
        default: result = 0;
    endcase
end
```

ALU\_Ctrl.v:

```

assign FURslt_o = ((funct_i == 6'b000000) || (funct_i == 6'b000010)) ? 2'b01 : 2'b00;
//Select exact operation
always@(*)begin
    if(ALUOp_i == 3'b000) begin
        ALU_operation_o = 4'b0010; // addi
    end
    else begin
        case(funct_i)
            6'b010010: ALU_operation_o = 4'b0010; // add
            6'b010000: ALU_operation_o = 4'b0110; // sub
            6'b010100: ALU_operation_o = 4'b0001; // and
            6'b010110: ALU_operation_o = 4'b0000; // or
            6'b010101: ALU_operation_o = 4'b1100; // nor
            6'b100000: ALU_operation_o = 4'b0111; // slt
            6'b000000: ALU_operation_o = 4'b0001; // sll
            6'b000010: ALU_operation_o = 4'b0000; // srl
            default: ALU_operation_o = 4'b0000;
        endcase
    end
end
end

```

Decoder.v

```

always@(*) begin
    case(instr_op_i)
        6'b000000: // R-Type
        begin
            ALUOp_o = 3'b010;
            RegDst_o = 1'b1;
            ALUSrc_o = 1'b0;
            RegWrite_o = 1'b1;
        end

        6'b001000: // addi
        begin
            ALUOp_o = 3'b000;
            RegDst_o = 1'b0;
            ALUSrc_o = 1'b1;
            RegWrite_o = 1'b1;
        end

    endcase
end

```

Mux2to1.v

```
//Main function
/*your code here*/
assign data_o = select_i ? data1_i : data0_i;
```

Mux3to1.v

```
//Main function
always@(*) begin

    if(select_i == 2'b00) data_o = data0_i;
    else if(select_i == 2'b01) data_o = data1_i;
    else if(select_i == 2'b10) data_o = data2_i;

end
```

Shifter.v

```
//Main function
/*your code here*/
assign result = leftRight ? sftSrc << shamt : sftSrc >> shamt ;
```

Sign\_Extend.v

```
always@(*)
begin
    data_o[32-1:0] = { {16{data_i[15]}}, data_i[15:0] };
end
```

Zero\_Filled.v

```
assign data_o[15:0] = data_i;
assign data_o[31:16] = 16'b0;
```

Result:

```
=====
    Congratulation. You pass TA's pattern
=====
```

|      |      |      |     |      |      |
|------|------|------|-----|------|------|
| r0=  | 0,   | r0=  | 0,  | r0=  | 0,   |
| r1=  | 0,   | r1=  | 10, | r1=  | -5,  |
| r2=  | 0,   | r2=  | 4,  | r2=  | 5,   |
| r3=  | 0,   | r3=  | 0,  | r3=  | 1,   |
| r4=  | 0,   | r4=  | 14, | r4=  | 0,   |
| r5=  | 0,   | r5=  | -7, | r5=  | 0,   |
| r6=  | 3,   | r6=  | 0,  | r6=  | -10, |
| r7=  | 14,  | r7=  | 0,  | r7=  | 0,   |
| r8=  | 2,   | r8=  | 0,  | r8=  | 0,   |
| r9=  | 15,  | r9=  | 0,  | r9=  | 0,   |
| r10= | 120, | r10= | 0,  | r10= | 0,   |
| r11= | 0,   | r11= | 0,  | r11= | 0,   |
| r12= | 0,   | r12= | 0,  | r12= | 0,   |
| r13= | 0,   | r13= | 0,  | r13= | 0,   |
| r14= | 0,   | r14= | 0,  | r14= | 0,   |

## Problems you met and solutions:

一開始碰到的問題是沒看到討論區提出的問題，以為不需要改動 simple single cpu 裡面的 code，所以就遇到了 PC Address 錯誤的問題。在接好 cpu 裡面的線路之後，跑 simulation 又發現輸入的值都沒有被存進 register，找了好久才發現我的 ALU control 和 Decoder 都有問題，根本不太可能發現，花了我很久的時間。

## Summary:

這次的作業相較於上一次要做的部分更多了，但因為有上一次的經驗，所以也沒有想像中困難。在完成這份 Project 的過程中，我對使用 Vivado 和 verilog 來完成電路設計更加熟悉，也慢慢感受到寫硬體的樂趣。

