Verilog for Sequential Circuits

Digital Design and Computer Architecture Mohammad Sadrosadati Frank K. Gürkaynak

http://safari.ethz.ch/ddca

What will we learn?


- Short summary of Verilog Basics
- Sequential Logic in Verilog
- Using Sequential Constructs for Combinational Design
- Finite State Machines

Summary: Defining a module

- A module is the main building block in Verilog
- We first need to declare:
 - Name of the module
 - Types of its connections (input, output)
 - Names of its connections



Summary: Defining a module



```
module example (a, b, c, y);
    input a;
    input b;
    input c;
    output y;

// here comes the circuit description
endmodule
```

Summary: What if we have busses?


- You can also define multi-bit busses.
 - [range_start : range_end]

```
input [31:0] a; // a[31], a[30] .. a[0]
output [15:8] b1; // b1[15], b1[14] .. b1[8]
output [7:0] b2; // b2[7], b2[6] .. b1[0]
input clk;
```

Structural HDL Example

Short Instantiation

```
module top (A, SEL, C, Y);
  input A, SEL, C;
  output Y;
  wire n1;
// alternative
small i_first ( A, SEL, n1 );
/* Shorter instantiation,
   pin order very important */
// any pin order, safer choice
small i2 (.B(C),
           .Y(Y),
           .A(n1));
endmodule
```



```
module small (A, B, Y);
  input A;
  input B;
  output Y;

// description of small
endmodule
```

Summary: Bitwise Operators

```
module gates(input [3:0] a, b,
             output [3:0] y1, y2, y3, y4, y5);
   /* Five different two-input logic
      gates acting on 4 bit busses */
   assign y1 = a & b; // AND
   assign y2 = a | b; // OR
   assign y3 = a ^ b; // XOR
   assign y4 = \sim(a \& b); // NAND
   assign y5 = \sim(a \mid b); // NOR
endmodule
```

Summary: Conditional Assignment

- ?: is also called a ternary operator because it operates on 3 inputs:
 - S
 - **d**1
 - **d**0.

Summary: How to Express numbers?

N' Bxx

8, poooo_0001

(N) Number of bits

Expresses how many bits will be used to store the value

■ (B) Base

Can be b (binary), h (hexadecimal), d (decimal), o (octal)

(xx) Number

- The value expressed in base, apart from numbers it can also have X and Z as values.
- Underscore _ can be used to improve readability

Summary: Verilog Number Representation

Verilog	Stored Number	Verilog	Stored Number
4'b1001	1001	4'd5	0101
8'b1001	0000 1001	12'hFA3	1111 1010 0011
8'b0000_1001	0000 1001	8'o12	00 001 010
8'bxX0X1zZ1	XX0X 1ZZ1	4'h7	0111
'b01	0000 0001	12'h0	0000 0000 0000

Precedence of Operations in Verilog

Highest	~	NOT
	*, /, %	mult, div, mod
	+, -	add,sub
	<<, >>	shift
	<<<, >>>	arithmetic shift
	<, <=, >, >=	comparison
	==, !=	equal, not equal
	&, ~&	AND, NAND
	^, ~^	XOR, XNOR
	, ~	OR, NOR
Lowest	?:	ternary operator


Sequential Logic in Verilog

- Define blocks that have memory
 - Flip-Flops, Latches, Finite State Machines
- Sequential Logic is triggered by a 'CLOCK' event
 - Latches are sensitive to level of the signal
 - Flip-flops are sensitive to the transitioning of clock
- Combinational constructs are not sufficient
 - We need new constructs:
 - always
 - initial

always Statement, Defining Processes

```
always @ (sensitivity list)
    statement;
```

Whenever the event in the sensitivity list occurs, the statement is executed



- The posedge defines a rising edge (transition from 0 to 1).
- This process will trigger only if the clk signal rises.
- Once the clk signal rises: the value of d will be copied to q

- 'assign' statement is not used within always block
- The <= describes a 'non-blocking' assignment
 - We will see the difference between 'blocking assignment' and 'non-blocking' assignment in a while

- Assigned variables need to be declared as reg
- The name reg does not necessarily mean that the value is a register. (It could be, it does not have to be).
- We will see examples later

D Flip-Flop with Asynchronous Reset

- In this example: two events can trigger the process:
 - A *rising edge* on clk
 - A falling edge on reset

D Flip-Flop with Asynchronous Reset

- For longer statements a begin end pair can be used
 - In this example it was not necessary
- The always block is *highlighted*

D Flip-Flop with Asynchronous Reset

- First reset is checked, if reset is 0, q is set to 0.
 - This is an 'asynchronous' reset as the reset does not care what happens with the clock
- If there is no reset then normal assignment is made

D Flip-Flop with Synchronous Reset


- The process is only sensitive to clock
 - Reset only happens when the clock rises. This is a 'synchronous' reset
- A small change, has a large impact on the outcome

D Flip-Flop with Enable and Reset

```
module flop ar (input
                        clk,
            input
                        reset,
            input
                         en,
            input [3:0] d,
            output reg [3:0] q);
 always @ (posedge clk, negedge reset)
   begin
     if (reset == '0') q <= 0; // when reset
     end
endmodule
```

- A flip-flop with enable and reset
 - Note that the en signal is not in the sensitivity list
- Only when "clk is rising" AND "en is 1" data is stored

Example: D Latch



Summary: Sequential Statements so far

- Sequential statements are within an 'always' block
- The sequential block is triggered with a change in the sensitivity list
- Signals assigned within an always must be declared as reg
- We use <= for (non-blocking) assignments and do not use 'assign' within the always block.

Summary: Basics of always Statements

```
module example (input clk,
               input [3:0] d,
               output reg [3:0] q);
 wire [3:0] normal;  // standard wire
 reg [3:0] special; // assigned in always
 always @ (posedge clk)
                 // first FF array
   special <= d;</pre>
 assign normal = ~ special; // simple assignment
 always @ (posedge clk)
   q <= normal;</pre>
                           // second FF array
endmodule
```

You can have many always blocks

Summary: Basics of always Statements

```
module example (input clk,
              input [3:0] d,
              output reg [3:0] q);
 wire [3:0] normal;  // standard wire
 reg [3:0] special; // assigned in always
 always @ (posedge clk)
                  // first FF array
   special <= d;</pre>
 assign normal = ~ special; // simple assignment
 always @ (posedge clk)
   q <= normal;</pre>
                // second FF array
endmodule
```

Assignments are different within always blocks

- This statement describes what happens to signal q
- ... but what happens when clock is not rising?

- This statement describes what happens to signal q
- ... but what happens when clock is not rising?
- The value of q is preserved (memorized)

- This statement describes what happens to signal result
 - When inv is 1, result is ~data
 - What happens when inv is not 1?

This statement describes what happens to signal result

- When inv is 1, result is ~data
- When inv is not 1, result is data

Circuit is combinational (no memory)

The output (result) is defined for all possible inputs (inv data)

always Blocks for Combinational Circuits

- If the statements define the signals completely, nothing is memorized, block becomes combinational.
 - Care must be taken, it is easy to make mistakes and unintentionally describe memorizing elements (latches).
- Always blocks allow powerful statements
 - if .. then .. else
 - case
- Use always blocks only if it makes your job easier

Always Statement is not Always Practical...

```
reg [31:0] result;
wire [31:0] a, b, comb;
wire sel,

always @ (a, b, sel) // trigger with a, b, sel
  if (sel) result <= a; // result is a
  else result <= b; // result is b

assign comb = sel ? a : b;
endmodule</pre>
```

- Both statements describe the same multiplexer
- In this case, the always block is more work

Sometimes Always Statements are Great

```
module sevensegment (input [3:0] data,
                    output reg [6:0] segments);
  always @ ( * )
                        // * is short for all signals
                         // case statement
   case (data)
     4'd0: segments = 7'b111_1110; // when data is 0
     4'd1: segments = 7'b011 0000; // when data is 1
     4'd2: segments = 7'b110 1101;
     4'd3: segments = 7'b111 1001;
     4'd4: segments = 7'b011_0011;
     4'd5: segments = 7'b101_1011;
     // etc etc
     default: segments = 7'b000 0000; // required
   endcase
endmodule
```

The case Statement

- Like if ... then ... else can only be used in always blocks
- The result is combinational only if the output is defined for all cases
 - Did we mention this before ?
- Always use a default case to make sure you did not forget a case (which would infer a latch)
- Use casez statement to be able to check for don't cares
 - See book page 202, example 4.28

Non-blocking and Blocking Statements

Non-blocking

```
always @ (a)
begin
    a <= 2'b01;
    b <= a;
// all assignments are made here
// b is not (yet) 2'b01
end</pre>
```

- Values are assigned at the end of the block.
- All assignments are made in parallel, process flow is not-blocked.

Blocking

```
always @ (a)
begin
    a = 2'b01;
// a is 2'b01
    b = a;
// b is now 2'b01 as well
end
```

- Value is assigned immediately.
- Process waits until the first assignment is complete, it blocks progress.

Why use (Non)-Blocking Statements

- There are technical reasons why both are required
 - It is out of the scope of this course to discuss these
- Blocking statements allow sequential descriptions
 - More like a programming language
- If the sensitivity list is correct, blocks with non-blocking statements will always evaluate to the same result
 - It may require some additional iterations

Example: Blocking Statements

Assume all inputs are initially '0'

```
always @ ( * )
begin

p = a ^ b;  // p = 0

g = a & b;  // g = 0

s = p ^ cin;  // s = 0

cout = g | (p & cin); // cout = 0
end
```

Example: Blocking Statements

Now a changes to '1'

```
always @ ( * )
begin

p = a ^ b;  // p = 1

g = a & b;  // g = 0

s = p ^ cin;  // s = 1

cout = g | (p & cin); // cout = 0
end
```

- The process triggers
- All values are updated in order
- At the end, s = 1

Same Example: Non-Blocking Statements

Assume all inputs are initially '0'

```
always @ ( * )
begin

p <= a ^ b;  // p = 0

g <= a & b;  // g = 0

s <= p ^ cin;  // s = 0

cout <= g | (p & cin); // cout = 0
end</pre>
```

Same Example: Non-Blocking Statements

Now a changes to '1'

```
always @ ( * )
begin

p <= a ^ b;  // p = 1

g <= a & b;  // g = 0

s <= p ^ cin;  // s = 0

cout <= g | (p & cin); // cout = 0
end</pre>
```

- The process triggers
- All assignments are concurrent
- When s is being assigned, p is still 0, result is still 0

Same Example: Non-Blocking Statements

After the first iteration p has changed to '1' as well

```
always @ ( * )
begin

p <= a ^ b;  // p = 1

g <= a & b;  // g = 0

s <= p ^ cin;  // s = 1

cout <= g | (p & cin); // cout = 0
end</pre>
```

- Since there is a change in p, process triggers again
- This time s is calculated with p=1
- The result is correct after the second iteration

Rules for Signal Assignment

 Use always @(posedge clk) and non-blocking assignments (<=) to model synchronous sequential logic

```
always @ (posedge clk)
q <= d; // nonblocking</pre>
```

 Use continuous assignments (assign ...)to model simple combinational logic.


```
assign y = a \& b;
```

Rules for Signal Assignment (cont)


- Use always @ (*) and blocking assignments (=) to model more complicated combinational logic where the always statement is helpful.
- Do not make assignments to the same signal in more than one always statement or continuous assignment statement

Finite State Machines (FSMs)

- Each FSM consists of three separate parts:
 - next state logic
 - state register
 - output logic



FSM Example: Divide by 3



FSM in Verilog, Definitions

- We define state and nextstate as 2-bit reg
- The parameter descriptions are optional, it makes reading easier

FSM in Verilog, State Register

- This part defines the state register (memorizing process)
- Sensitive to only clk, reset
- In this example reset is active when '1'

FSM in Verilog, Next State Calculation

- Based on the value of state we determine the value of nextstate
- An always .. case statement is used for simplicity.

FSM in Verilog, Output Assignments

```
// output logic
assign q = (state == S0);
```


- In this example, output depends only on state
 - Moore type FSM
- We used a simple combinational assign

FSM in Verilog, Whole Code

```
module divideby3FSM (input clk, input reset, output q);
  reg [1:0] state, nextstate;
  parameter S0 = 2'b00;
  parameter S1 = 2'b01;
  parameter S2 = 2'b10;
  always @ (posedge clk, posedge reset) // state register
     if (reset) state <= S0;</pre>
     always @ (*)
                                     // next state logic
     case (state)
        S0: nextstate = S1;
        S1: nextstate = S2;
        S2: nextstate = S0;
        default: nextstate = S0;
     endcase
  assign q = (state == S0);  // output logic
endmodule
```

A word about the examples

- All examples in the slides are 1:1 from our book
 - This should help you while studying
 - There is nothing wrong with the examples



We would just suggest to do things a bit differently

- Use sensible names for the states (not S0, S1, S2..)
- Use begin .. end blocks for the always statements
- Use a suffix to distinguish between next and present state
 - state = state_present state_q

FSM in Verilog, Whole Code once again

```
module divideby3FSM (input clk, input reset, output q);
  reg [1:0] state present, state next;
  parameter init = 2'b00;
  parameter one = 2'b01;
  parameter two = 2'b10;
  always @ (posedge clk, posedge reset) begin // state register
     if (reset) state present <= init;  // asynchronous reset</pre>
     else      state present <= state next; // move to next state</pre>
  end
  always @ (*) begin
                                 // next state logic
                                      // based on current state
     case (state present)
       init: state_next = one;
                                    // decide what to do
       one: state_next = two;
       two: state next = init;
       endcase
   end
   assign q = (state_present == init);  // output logic
endmodule
```

What Did We Learn?

Basics of Defining Sequential Circuits in Verilog

Always statement

- Is needed for defining memorizing elements (flip-flops, latches)
- Can also be used to define combinational circuits

Blocking vs Non-blocking statements

- = assigns the value immediately
- <= assigns the value at the end of the block</p>

Writing FSMs

- Next state calculation
- Determining outputs
- State assignment