Design of Digital Circuits

Lab 2 Supplement:

Mapping Your Circuit to an FPGA

Frank K. Gürkaynak

Seyyedmohammad Sadrosadati

(Presentation by Aaron Zeller)

ETH Zurich

Spring 2024

12 March 2024

What Will We Learn?


- In Lab 2, you will:
 - Design a 4-bit adder.
 - Design a 1-bit full-adder.
 - Use full-adders to design a 4-bit adder.
 - Learn how to map your circuits to an FPGA.
 - Program your FPGA using the Vivado Design Suite for HDL design.
 - Work with your FPGA board and see the results of your designs on the FPGA output.

Binary Addition


Binary Addition (1)

Binary Addition (2)


Binary Addition (3)




Binary Addition (4)



The Full-Adder (1)



The Full-Adder (2)



Design an Adder (1)

Design a full-adder:

- □ Inputs: input 1 (A), input 2 (B), carry-in (C_{in}).
- Outputs: sum (S), carry-out (C_{out}).
- All inputs and outputs are 1-bit wide.

Example:


$$\Box$$
 A = 1, B = 1, C_{in} = 1

$$S = 1, C_{out} = 1$$



Design an Adder (2)

- Design a 4-bit adder:
 - Receives two 1-bit numbers A and B and a 1-bit input carry (C_{in})
 - Returns outputs S and C as sum and carry of the operation, respectively.
- Example: A = 1110, B = 0001, $C_{in} = 1$
 - S = 0000
 - □ C = 1



Hint: Use four full-adders to design a 4-bit adder.

Design an Adder (Overview)

- 1. You will use truth tables to derive the Boolean equation of the adder.
- 2. You will design the schematic of the circuit using logic gates.
- 3. You will use Vivado to write your design in Verilog.
- 4. You will use Vivado to program the FPGA.

Vivado Design Suite


- We will use the Vivado Design Suite for FPGA programming.
 - Vivado is installed in the computers in the lab rooms.
 - If you wish to use your own computer, you can follow these instructions:

https://reference.digilentinc.com/learn/programmable-logic/tutorials/basys-3-getting-started/start


Verilog

Defining a Module in Verilog


- A module is the main building block in Verilog.
- We first need to define:
 - Name of the module
 - Directions of its ports (e.g., input, output)
 - Names of its ports
- Then:
 - Describe the functionality of the module.



Implementing a Module in Verilog




Structural HDL: Instantiating a Module



Schematic of module "top" that is built from two instances of module "small"


Structural HDL Example (1)

Module Definitions in Verilog




Structural HDL Example (2)

Module Definitions in Verilog



Structural HDL Example (3)

Defining wires (module interconnections)



Structural HDL Example (4)

The first instantiation of the "small" module

```
module top (A, SEL, C, Y);
                                                  i first
                                                                 i second
  input A, SEL, C;
  output Y;
  wire n1;
                                                                   smal
  instantiate small once
small i_first ( .A(A),
                                                                           top
                 .B(SEL),
                 .Y(n1)
                                         module small (A, B, Y);
                                           input A;
                                           input B;
                                           output Y;
                                         // description of small
endmodule
                                         endmodule
```

Structural HDL Example (5)

The second instantiation of the "small" module

```
module top (A, SEL, C, Y);
  input A, SEL, C;
  output Y;
 wire n1;
// instantiate small once
small i_first ( .A(A),
                .B(SEL),
                .Y(n1) );
 instantiate small second to
small i_second ( .A(n1),
           .B(C),
           .Y(Y));
endmodule
```

```
A SEL B Small (A. B. Y):
```

```
module small (A, B, Y);
  input A;
  input B;
  output Y;

// description of small
endmodule
```

Structural HDL Example (6)

Short form of module instantiation

```
module top (A, SEL, C, Y);
  input A, SEL, C;
  output Y;
 wire n1;
// alternative
small i_first ( A, SEL, n1 );
/* Shorter instantiation,
   pin order very important */
// any pin order, safer choice
small i second (.B(C),
           .Y(Y),
           .A(n1));
endmodule
```

```
A i_first i_second
SEL B M N B Small
C top
```


```
module small (A, B, Y);
  input A;
  input B;
  output Y;

// description of small
endmodule
```


What about logic gates?

Instantiating Logic Gates: The NOT Gate


input — output
$$\begin{array}{c|cccc}
A & \overline{A} \\
\hline
0 & 1 \\
1 & 0
\end{array}$$



Instantiating Logic Gates: AND Gate



Instantiating Logic Gates: AND Gate




Instantiating Logic Gates: More Gates

```
not my not(output, input);
        buf my buf(output, input);
 and my and (output, input1, input2, ...),
  or my or(output, input1, input2, ...);
xor my_xor(output, input1, input2, ...);
nand my nand(output, input1, input2, ...);
 nor my nor (output, input1, input2, ...);
xnor my xnor(output, input1, input2, ...);
```


Instantiating Logic Gates: Simple Example

$$out = \overline{A} \cdot \overline{B}$$



Instantiating Logic Gates: Simple Example

$$out = \overline{A} \cdot \overline{B}$$



- Bubbles are used to denote negation of signals.
 - This requires a NOT-Gate even if not explicitly drawn.


Instantiating Logic Gates: Simple Example

```
// Notice the alternative port declaration
module check_zeros (
    input A,
    input B,
    output out
    );
    // wires for the intermediate signals
    wire not a, not b;
    // instantiate the NOT gates
    not(not a, A);
    not(not b, B);
    // instantiate the AND gate
    and(out, not_a, not_b);
endmodule
```


$$out = \overline{A} \cdot \overline{B}$$

Basys 3 FPGA Board

- In this course, we will be using the Basys 3 boards from Digilent, as shown below.
- You can learn more about the Basys 3 Starter Board from:
 - Digilent: Shop
 - Digilent: Getting Started
 - Digilent: Reference Manual



Basys 3 FPGA Board



Basys 3 FPGA Board: Constraints

- Constraint files are used to map the Verilog code to the actual board.
- Map top module inputs / output signals to physical inputs / outputs pins on the board.



https://nerdytechy.com/basys-3-artix-7-fpga-trainer-board-review/

```
set_property PACKAGE_PIN W13 [get_ports {b[3]}]
set_property PACKAGE_PIN U16 [get_ports {s[0]}]
set_property PACKAGE_PIN E19 [get_ports {s[1]}]
set_property PACKAGE_PIN U19 [get_ports {s[2]}]
set_property PACKAGE_PIN V19 [get_ports {s[3]}]
set_property PACKAGE_PIN W18 [get_ports {s[4]}]
set_property PACKAGE_PIN W18 [get_ports {s[4]}]
```

Basys 3 FPGA Board: Constraints

- Every input / output in the code in the topmodule must be mapped to the board.
- set_property PACKAGE_PIN
 is used once for every
 input / output.
- set_property IOSTANDARD
 LVCMOS33 is used once for
 all inputs / outputs
 together.



```
set_property PACKAGE_PIN W13 [get_ports {b[3]}]
set_property PACKAGE_PIN U16 [get_ports {s[0]}]
set_property PACKAGE_PIN E19 [get_ports {s[1]}]
set_property PACKAGE_PIN U19 [get_ports {s[2]}]
set_property PACKAGE_PIN V19 [get_ports {s[3]}]
set_property PACKAGE_PIN W18 [get_ports {s[4]}]
set_property PACKAGE_PIN W18 [get_ports {s[4]}]
```

Basys 3 FPGA Board: Constraints

- Every input / output in the code in the topmodule must be mapped to the board.
- set_property PACKAGE_PIN
 is used once for every
 input / output.
- set_property IOSTANDARD
 LVCMOS33 is used once for
 all inputs / outputs
 together.



```
set_property PACKAGE_PIN W13 [get_ports {b[3]}]
set_property PACKAGE_PIN U16 [get_ports {s[0]}]
set_property PACKAGE_PIN E19 [get_ports {s[1]}]
set_property PACKAGE_PIN U19 [get_ports {s[2]}]
set_property PACKAGE_PIN V19 [get_ports {s[3]}]
set_property PACKAGE_PIN W18 [get_ports {s[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {a b s}]
```

Verilog: Basics


- Verilog is **not** just some new programming language.
 - Verilog code implements hardware

- Variables do not really exist like in Java.
 - They are electronic components like a wire, register, etc.
 - You are describing electronic circuits using a hardware design language.

- Verilog is untyped.
 - Be careful when assigning wires or registers.


Verilog: Basic Workflow

- Add all source files and make sure that the correct top-module is selected.
- Add the constraints file to define a mapping to the FPGA board.
- Generate the bitstream and then open the hardware manager to program the device.




Verilog: Basic Workflow

- Add all source files and make sure that the correct top-module is selected.
- Add the constraints file to define a mapping to the FPGA board.
- Generate the bitstream and then open the hardware manager to program the device.




Verilog: Hardware Detection Issues

- Sometimes Vivado does not auto-detect your board.
 - Check if your board is turned on.
 - Check if the default part is correctly selected as xc7a35tcpg236-1.



Verilog: Messages

- When generating the Bitstream you will be greeted with many error, warning, info and status messages.
 - Errors are problems that cannot be ignored.
 - Critical warnings mostly precede errors and should not be ignored.
 - Warnings can be useful.
 - Info and Status messages can be ignored.




Verilog: Messages

- If you cannot generate the bitstream check if another bitstream is currently being generated.
 - To avoid confusion delete all messages before generating a bitstream to differentiate between old and new messages.
 - In the top right corner you can check if Vivado is currently working on a job or not. (→ = not done, → = done)



Verilog: Modules

When asked to define a module select "Cancel" and then "Yes" in the next menu.



Last Words

- In this lab, you will map your circuit to an FPGA.
- First you will design a full-adder. You will then use the fulladder as a building block to build a 4-bit adder.
- Then, you will learn how to use Xilinx Vivado for writing Verilog and how to connect to the Basys 3 board.
- Finally, you will program the FPGA and get the circuit running on the FPGA board.
- You will find more exercises in the lab report.

Report Deadline

[12. April 2024 23:59]

Design of Digital Circuits

Lab 2 Supplement:

Mapping Your Circuit to an FPGA

Frank K. Gürkaynak Seyyedmohammad Sadrosadati

ETH Zurich
Spring 2024
12 March 2024