## DDCA-u09-lab

## Manual

**Option 1 (challenging):** Use the MARS simulator to write a faster version of the code that you have written in Lab 7. Make sure that the code is functional by testing it for smaller values<sup>4</sup>. If you have problems with the MARS simulator or assembly, refer to Lab 7.

**Option 2 (easy):** Download and extract the Lab9\_helpers.zip file from the course website. This file contains a faster version of the assembly code already implemented for you in "helper\_mul.asm". You can also try to run it in the MARS simulator to convince yourself that the code is correct.

Download the Lab9\_student.zip file from the course website. It contains a Vivado project with the processor designed in Lab 8 (MIPS.v) and a testbench (MIPS\_test.v) to test the processor. If you look at the MIPS.v file, you may notice that we have changed the output of the processor to make debugging easier. The project also contains the ALU.v from Lab 8, which you have to modify.

Your task is to modify the ALU component so that:

- 1. It accepts a 6-bit aluop signal.
- 2. It accepts a 5-bit ShAmt (shift amount) from the MIPS.
- 3. It takes input B and shifts the value by ShAmt bits to the right when aluop is 6'b000010 (srl).
- 4. It multiplies A and B and writes the result to an internal 32-bit register Lo when aluop is 6'b011001 (multu). Note that for the register you will need to add clock and reset signals to the interface as well
- 5. It takes the present value of the register Lo and copies it to the output when aluop is 6'b010010 (mflo).

Make sure that other instructions are not affected.

Make sure that the new ALU is integrated correctly at the top level. This requires small changes to the module instantiation within the MIPS.v file. You will need to extract the ShAmt signal (Shift Amount) from the instruction (Instr signal) to pass it to the ALU. You may need to declare additional wires for this. You can find bit positions for ShAmt from MIPS reference data:

https://safari.ethz.ch/ddca/spring2024/lib/exe/fetch.php?media=mips\_reference\_data.pdf

Show and describe your design modifications to a TA.

**Option 1 (challenging):** Your assembly program needs to be copied into the text file named "insmem\_h.txt". To do this, you can use the Memory Dump option within the MARS simulator. By selecting the "memory segment" as ".text" and "Dump Format" as "Hexadecimal Text" you will be able to generate the required file. All you have to do is to use an editor and make sure that the file has exactly 64 lines; all lines after your real code will be filled with zeroes. If something is not clear, refer to Lab 7.

**Option 2 (easy):** The Lab9\_helpers.zip includes a "helper\_insmem\_h.txt" file that contains the binary program corresponding to the "helper\_mul.asm" assembly program. Rename "helper\_insmem\_h.txt" to "insmem h.txt" and place it in the same folder as the project files.

Use the file MIPS\_test.v file to test your processor as explained previously. It is a simplified version of the one used in Lab 6 in which we no longer have to read in the expected responses. We simply need a clock

generator, an initial reset signal and give the processor sufficient time to finish the calculation. Run the new test bench in the Vivado simulator and monitor the value of 'result' and the PC in the wave window.

Show your correctly running MIPS code to a TA.

## Report

## (1)

For the following values of A and B, how many clock cycles are needed to execute your first program from Lab 7 on your baseline MIPS processor, before adding optimizations of Lab 9? Assuming that we run the MIPS processor at 20 MHz, how much time (in seconds) would that take? (You can assume that the loading of the numbers requires only one instruction)

Value of A	Value of B	Number of cycles	Time in seconds
0	8		
6	8		
0	90'000		
89'996	90'002		

```
main:
                     $0,
                                          # A = 0
    addi
            $s0,
    addi
            $s1,
                     $0,
                                          \# B = 8
    addi
                                          # S = 0
            $t2,
                     $0,
                             0
    slt
            $t1,
                     $s0,
                             $s1
                                          # $t1 = A < B ? 1 : 0
                                          # If A > B, jump to end
            $t1,
                     $0,
    beq
                             end
                                          # Jump to loop
            loop
    j
loop:
                                          #S = S + A
    add
                     $t2,
                             $s0
            $t2,
                                          # If A == B, jump to end
    beq
            $s0,
                     $s1,
                             end
                                          \# A = A + 1
    addi
            $s0,
                     $s0,
    j
            loop
                                          # jump to loop
end:
    j
                                          # Infinite loop at the end
            end
```

The formula to calculate the number of cycles is given by

$$N(A,B) = egin{cases} 6+4\cdot(B-A)+2, & A \leq B \ 5, & A>B \end{cases}$$

Α	В	Number of cycles	Time in seconds
0	8	40	0.000002s
6	8	16	0.0000008s
6	90'000	359'984	0.0179992s
89'996	90'002	32	0.0000016s

Fill in the new values for the Table in Exercise 1 when using the modified MIPS architecture running the optimized code, as discussed in the manual for Lab 9. (You can assume that the loading of the numbers requires only one instruction)

Value of A	Value of B	Number of cycles	Time in seconds
0	8		
6	8		
0	90'000		
89'996	90'002		

```
.text
main:
        addi
                $t0,
                         $0,
                                                  # $t0 = A
                                                  # $t1 = B
        addi
                $t1,
                         $0,
                                 8
        addi
                $t2,
                         $t0,
                                                  # A-1
                                 -1
                                                           # A (A-1)
        multu
                $t0,
                         $t2
        mflo
                $t0
                                                                   # mult result in t0
                                                  # divide by two
        srl
                $t0,
                         $t0,
                                 1
        addi
                $t2,
                         $t1,
                                                  # B+1
                $t1,
                         $t2
                                                           # B (B+1)
        multu
        mflo
                $t1
                                                                   # mult result in t1
        srl
                $t1,
                         $t1,
                                 1
                                                  # divide by two
                $t2,
                         $t1,
                                  $t0
                                                  # end result is the difference
        sub
end:
                                                                            # loop t2 is
        j
                         end
the result
```

The formula to calculate the number of cycles is given by

$$N(A, B) = 11$$

Α	В	Number of cycles	Time in seconds
0	8	11	0.00000055s
6	8	11	0.00000055s
6	90'000	11	0.00000055s
89'996	90'002	11	0.00000055s

Compare the size/device utilization of the two implementations (before and after the modifications in Lab manual 9). What differences do you see? Briefly comment on them. *Hint: Look into the synthesis report.* 

Without additional instructions implemented:

Site Type	•						•	
Slice LUTs*	-		-	0		 20800	·	   2.22
LUT as Logic		205	1	0	I	20800	I	0.99
LUT as Memory		256	1	0	I	9600		2.67
LUT as Distributed RAM		256	1	0	1		I	I
LUT as Shift Register		0	1	0	1			I
Slice Registers		31	1	0	1	41600		0.07
Register as Flip Flop		31		0	1	41600		0.07
Register as Latch		0	1	0	1	41600		0.00
F7 Muxes		0		0	1	16300		0.00
F8 Muxes	1	0		0	1	8150		0.00

with additional instructions implemented:

Site Type +					Ċ		•	
Slice LUTs*			Ċ			20800		
LUT as Logic	1	373	1	0	1	20800		1.79
LUT as Memory	1	256	1	0		9600		2.67
LUT as Distributed RAM	1	256	1	0	1			
LUT as Shift Register	1	0	1	0	1			
Slice Registers	1	64	I	0	1	41600		0.15
Register as Flip Flop	1	64	1	0	1	41600		0.15
Register as Latch	1	0	I	0	1	41600		0.00
F7 Muxes	1	0	1	0	1	16300		0.00
F8 Muxes		0	1	0	Ī	8150		0.00

As evident, implementing the additional functionality increases the number of used LUTs (logic) by nearly 50 percent and doubles the number of registers. This surprised us a lot!