COMP2300-COMP6300-ENGN2219 Computer Organization & Program Execution

Convener: Shoaib Akram

shoaib.akram@anu.edu.au



Functions

Recall: Function Execution

```
f1()
f1() → f2()
f1() → f2() → f3()
f1() → f2()
f1()
```

- Stack grows downward on function calls
- Stack shrink upward as functions return

Stack Frame


 The space that a function allocates on the stack is called its stack frame

Also called "activation record"

Execution Environment of function:
 Stack frame, PC, preserved registers

 Caller's execution env must be preserved b/w call & return


 Callee's execution env must be installed on function invocation/activation




Stack Frame

 Many active frames during program execution

We call it the program's call stack






Things to Remember


- The precise nature & layout of call stack depends on the compiler and architecture
- Stack is not a hardware component
- We set aside an area in memory and treat it as a stack

A different (more generic) <u>stack</u>
 <u>frame</u> is shown to the right



Group of Stack Frames

- Many names for the call stack
 - Execution Stack
 - Program Stack
 - Run-time Stack
 - Control Stack
 - Machine Stack
 - Activation Stack



Summary

Caller

- Puts arguments in R0-R3
- Saves any needed registers (R0-R3, R12)
- Call function: BL CALLEE
- Restores registers
- Looks for result in R0

Callee

- Saves registers that might be disturbed (R4-R11, LR)
- Executes the function body (a.k.a. performs the function)
- Puts the result in R0
- Restores registers
- Returns: MOV PC, LR

Recursion

- Recursion is a powerful programming technique
 - Clarity, simplicity, and convenience
- A recursive function is a non-leaf that calls itself
 - Both caller and callee at the same time

```
n = 0, factorial(0) = 1
n = 1, factorial(1) = 1
n = 2, factorial(2) = 2
n = 3, factorial(3) = 6
n = 4, factorial(4) = 24
n = 5, factorial(5) = 120
n = 6, factorial(6) = 720
and so on ....
C Code
int factorial(int n) {
   if (n <= 1)
      return 1;
   else
      return (n * factorial(n-1));
}</pre>
```

factorial(3)

C Code

```
int factorial(int n) {
  if (n <= 1)
    return 1;
  else
    return (n * factorial(n-1));
}</pre>
```

Recursion

ARM Assembly Code

```
0x8500 FACTORIAL
                 PUSH
                     {RO, LR} ; Push n and LR on stack
0x8504
                      RO, #1
                                ;R0 <= 1?
                 CMP
0x8508
                 BGT
                    ELSE
                                 ;no: branch to else
0x850C
                 VOM
                    RO, #1
                             ; otherwise, return 1
                     SP, SP, #8 ; restore SP
0x8510
                 ADD
0 \times 8514
                 MOV
                    PC, LR
                             ;return
0x8518 ELSE
                 SUB R0, R0, \#1 ; n = n - 1
0x851C
                 BL FACTORIAL ; recursive call
0x8520
                 POP {R1, LR} ; pop n (into R1) and LR
0x8524
                     R0, R1, R0 ; R0 = n*factorial(n-1)
                 MUL
0x8528
                      PC, LR
                 MOV
                             ;return
```

factorial(3)

ARM Assembly Code

0x8500 FACTORIAL	PUSH	{R0, LR}
0x8504	CMP	R0, #1
0x8508	BGT	ELSE
0x850C	MOV	R0, #1
0x8510	ADD	SP, SP, #8
0x8514	MOV	PC, LR
0x8518 ELSE	SUB	R0, R0, #1
0x851C	BL	FACTORIAL
0x8520	POP	{R1, LR}
0x8524	MUL	R0, R1, R0
0x8528	MOV	PC, LR

LR 0x1000

R0 0 x 0 0 0 3

Address	Data	
BEFFFAE8		← SP
BEFFFAE4		
BEFFFAE0		
BEFFFADC		
BEFFFAD8		
BEFFFAD4		

factorial(3)

ARM Assembly Code

0x8500 FACTORIAL	PUSH	{R0, LR}
0x8504	CMP	R0, #1
0x8508	BGT	ELSE
0x850C	MOV	R0, #1
0x8510	ADD	SP, SP, #8
0x8514	MOV	PC, LR
0x8518 ELSE	SUB	R0, R0, #1
0x851C	BL	FACTORIAL
0x8520	POP	{R1, LR}
0x8524	MUL	R0, R1, R0
0x8528	MOV	PC, LR

LR 0x1000

Address	Data	
BEFFFAE8	LR (0x1000)	
BEFFFAE4	R0 (3)	← SP
BEFFFAE0		
BEFFFADC		
BEFFFAD8		
BEFFFAD4		

factorial(2)

ARM Assembly Code

0x8500 FAC	TORIAL	PUSH	{R0, LR}
0x8504		CMP	R0, #1
0x8508		BGT	ELSE
0x850C		MOV	R0, #1
0x8510		ADD	SP, SP, #8
0x8514		MOV	PC, LR
0x8518 ELSI	Ε	SUB	R0, R0, #1
0x851C		\mathtt{BL}	FACTORIAL
0x8520		POP	{R1, LR}
0x8524		MUL	R0, R1, R0
0x8528		MOV	PC, LR

LR 0x8520

Address	Data	
BEFFFAE8	LR (0x1000)	
BEFFFAE4	R0 (3)	← SP
BEFFFAE0		
BEFFFADC		
BEFFFAD8		
BEFFFAD4		

factorial(2)

ARM Assembly Code

0x8500 FACTORIAL	PUSH	{R0, LR}
0x8504	CMP	RO, #1
0x8508	BGT	ELSE
0x850C	MOV	R0, #1
0x8510	ADD	SP, SP, #8
0x8514	MOV	PC, LR
0x8518 ELSE	SUB	RO, RO, #1
0x851C	BL	FACTORIAL
0x8520	POP	{R1, LR}
0x8524	MUL	R0, R1, R0
0x8528	MOV	PC, LR

LR 0x8520

Address	Data	
BEFFFAE8	LR (0x1000)	
BEFFFAE4	R0 (3)	
BEFFFAE0	LR (0x8520)	
BEFFFADC	R0 (2)	← SP
BEFFFAD8		
BEFFFAD4		

factorial(1)

ARM Assembly Code

0x8500 FAC	TORIAL	PUSH	{R0, LR}
0x8504		CMP	R0, #1
0x8508		BGT	ELSE
0x850C		MOV	R0, #1
0x8510		ADD	SP, SP, #8
0x8514		MOV	PC, LR
0x8518 ELS	E	SUB	R0, R0, #1
0x851C		\mathtt{BL}	FACTORIAL
0x8520		POP	{R1, LR}
0x8524		MUL	R0, R1, R0
0x8528		MOV	PC, LR

LR 0x8520

Address	Data	
BEFFFAE8	LR (0x1000)	
BEFFFAE4	R0 (3)	
BEFFFAE0	LR (0x8520)	
BEFFFADC	R0 (2)	← SP
BEFFFAD8		
BEFFFAD4		

factorial(1)

ARM Assembly Code

0x8500 F	ACTORIAL	PUSH	{R0, LR}
0x8504		CMP	RO, #1
0x8508		BGT	ELSE
0x850C		VOM	RO, #1
0x8510		ADD	SP, SP, #8
0x8514		VOM	PC, LR
0x8518 E	LSE	SUB	RO, RO, #1
0x851C		BL	FACTORIAL
0x8520		POP	{R1, LR}
0x8524		MUL	R0, R1, R0
0x8528		VOM	PC, LR

LR 0x8520

Address	Data	
BEFFFAE8	LR (0x1000)	
BEFFFAE4	R0 (3)	
BEFFFAE0	LR (0x8520)	
BEFFFADC	R0 (2)	
BEFFFAD8	LR (0x8520)	
BEFFFAD4	R0 (1)	← SP
BEFFFAD4		
BEFFFAD4		
BEFFFAD4		

factorial(1)

ARM Assembly Code

0x8500 FAC	CTORIAL	PUSH	{R0, LR}
0x8504		CMP	R0, #1
0x8508		BGT	ELSE
0x850C		VOM	R0, #1
0x8510		ADD	SP, SP, #8
0x8514		MOV	PC, LR
0x8518 ELS	SE	SUB	R0, R0, #1
0x851C		BL	FACTORIAL
0x8520		POP	{R1, LR}
0x8524		MUL	R0, R1, R0
0x8528		MOV	PC, LR

LR 0x8520

Address	Data	
BEFFFAE8	LR (0x1000)	
BEFFFAE4	R0 (3)	
BEFFFADC BEFFFADC	LR (0x8520) R0 (2)	
BEFFFAD8	LR (0x8520)	
BEFFFAD4	R0 (1)	← SP
BEFFFAD4		
BEFFFAD4		
BEFFFAD4		

R0 = 1

ARM	Assem	b	ly	Cod	e
------------	-------	---	----	-----	---

0x8500 FACTO 0x8504 0x8508 0x850C 0x8510 0x8514 0x8518 ELSE 0x851C	CMP BGT MOV ADD MOV SUB BL	{R0, LR} R0, #1 ELSE R0, #1 SP, SP, #8 PC, LR R0, R0, #1 FACTORIAL

0x8520

LR 0x8520

R0 0x0001

LR (0x1000)BEFFFAE8 R0 (3) BEFFFAE4 LR (0x8520) BEFFFAE0 R0 (2) **BEFFFADC** LR (0x8520)BEFFFAD8 R0 (1) BEFFFAD4 BEFFFAD4 BEFFFAD4 BEFFFAD4

Data

Address

$R0 = 2 \times 1$

ARM Assembly Code					
0x8500	FACTORIAL	PUSH	{R0, LR}		
0x8504		CMP	R0, #1		
0x8508		BGT	ELSE		
0x850C		MOV	R0, #1		
0x8510		ADD	SP, SP, #8		
0x8514		MOV	PC, LR		
0x8518	ELSE	SUB	R0, R0, #1		
0x851C		BL	FACTORIAL		
0x8520		POP	{R1, LR}		
0x8524		MUL	R0, R1, R0		
0x8528		MOV	PC, LR		
LR 0	x8520	PC	0x8520		
R0 0	x0002	R1	0x0002		

Address	Data	
BEFFFAE8	LR (0x1000)	
BEFFFAE4	R0 (3)	← SP
BEFFFAE0	LR (0x8520)	
BEFFFADC	R0 (2)	
BEFFFAD8	LR (0x8520)	
BEFFFAD4	R0 (1)	
BEFFFAD4		
BEFFFAD4		
BEFFFAD4		

$R0 = 3 \times 2 = 6$

ARM Assembly Code					
0x8500 FACTORIAL 0x8504 0x8508 0x850C 0x8510 0x8514 0x8518 ELSE 0x851C 0x8520 0x8524 0x8528	PUSH {R0, LR} CMP R0, #1 BGT ELSE MOV R0, #1 ADD SP, SP, #8 MOV PC, LR SUB R0, R0, #1 BL FACTORIAL POP {R1, LR} MUL R0, R1, R0 MOV PC, LR				
LR 0x1000	PC 0x1000				
R0 0x0006	R1 0x0003				

Address	Data	
		← SP
BEFFFAE8	LR (0x1000)	
BEFFFAE4	R0 (3)	
BEFFFAE0	LR (0x8520)	
BEFFFADC	R0 (2)	
BEFFFAD8	LR (0x8520)	
BEFFFAD4	R0 (1)	
BEFFFAD4		
BEFFFAD4		
BEFFFAD4		

Is recursion worth the trouble?


- There is an alternative to solving a problem using recursion
 - Any recursive solution has an equivalent iterative solution (mathematically sound statement)
 - Exercise: Write factorial (int n) with an iterative statement
- Overheads of recursion
 - (CPU) Extra branch instructions due to function calls
 - (Memory) Extra memory is consumed by the stack frames
- In many areas, the convenience is worth the trouble
 - Neural networks, data structures, recursive descent parsers

Summary of factorial

- factorial saves LR according to the callee save rule
- factorial saves R0 according to the caller save rule, because it will need n after calling itself
- if n is less than or equal to 1 put the result (i.e., 1) in RO and return (no need to restore LR because it is unchanged)
- Use R1 for restoring n, so as not to overwrite the returned value
- The multiply instruction (MUL RO, R1, RO) multiplies n (in R1) and the returned value (in R0) and puts the result in R0

Using Stack for Args & Local Vars

- Functions may have more than four input arguments and may have too many local variables to keep in preserved registers
- The stack is used to store this information



- The caller must expand its stack to make room for additional arguments
- Callee can find the additional arguments in the caller's stack
 - Exception to the rule that callee must not access caller's stack

Local Variables and Arrays

 Local variables are declared within a function and can be accessed only within that function (they are stack-resident)

■ If there are more local variables than can fit in R4 – R11, they can be stored in the callee's stack frame

 Local arrays are also stored on the stack as they do not fit in registers

Loading Literals

Loading Literals

- Programs need to load 32-bit literals, such as constants or addresses
- Each instruction is 32 bits. MOV only accepts a 12-bit constant
- Solution: LDR is used to load these numbers from a literal pool in the text segment

```
    LDR Rd, =literal → constant
    LDR Rd, =label → address
```

 In both cases, the value to load is kept in a literal pool, which is a portion of text segment containing literals


Loading Literals

Example ARM assembly



 Caution: The literal pool must be less than 4096 bytes from the LDR instruction so the load can be performed using the base addressing mode

Systems software (e.g., assemblers and compilers)
 require extra care due to these details



Must NOT accidently point PC to a location inside the literal pool

Call by Value vs. Call by Reference

Argument Passing

- Different high-level languages allow different ways of passing arguments between functions
- How do the different mechanisms translate into assembly?
- Two main approaches
 - Call by value
 - Call by reference
- Implications
 - Security and safety
 - Convenience
 - Abstraction

Call by Value

- The actual value is copied into a register or on the stack and is passed to the callee
- The advantage of this method is the safety of information hiding
 - Operations performed on the actual arguments do not affect the values in the activation frame of the caller
- The disadvantage is the memory required for copies of values requiring large storage
- Default method for passing arguments in C and C++, and the only way in Java

Call by Reference

- Also called called by address or call by location
- A reference of the argument is passed to the function
- Lower overhead for the call and lower memory requirements
- Callee can modify the data belonging to the caller, with possibly serious implications

Call by Value: Registers

```
.data

record:
   .word 100, 200

; call
LDR R2, =record
LDR R0, [R2]
LDR R1, [R2, #4]
BL CALLEE

CALLEE:
ADD R0, #16
; rest of code
```

Call by Value: Stack

```
.data
record:
  .word 100, 200
; caller's code
LDR R2, =record
LDR R0, [R2]
LDR R1, [R2, #4]
PUSH {R0, R1}
BL
     CALLEE
CALLEE:
POP {R0, R1}
ADD R0, #16
; rest of code
```

Call by Reference

```
.data

record:
    .word 100, 200

; caller's code
LDR R2, =record
BL CALLEE

CALLEE:
LDR R0, [R2]
ADD R0, #16
; rest of code
```

References in HLLs: C and C++

- C and C++ provide special data types for storing and passing references (i.e., addresses of memory locations)
- Having such a data type allows writing low-level code that interfaces directly with devices
- Very high-performance and efficient code
- Unfortunately, a frequent source of memory safety-related errors and security vulnerabilities and bugs

References in HLLs: Java

- There is no concept of reference in Java
- Only call by value for argument passing
- Application code NEVER observes and deals directly with memory addresses
- Address-level manipulations are handled by the runtime environment called the Java Virtual Machine (JVM)


Software Stack: C/C++ and Java

 Java, Python, Scala, Ruby are called managed languages because memory is managed on behalf of the programmer

C Environment

User Code
C Library
Operating
System
Hardware
Resources

Java Environment




- Each language has its own managed runtime
 - Java's runtime environment is called the Java Virtual Machine (JVM)

Pointers in C (and C++)

 A pointer is a variable that contains the address of another variable (references a location in memory)


```
int A = 19;
int B = 10;
int C = 8;
int D = 17;
....
int *P = &B;
// unary operator & gives
    the address of a
    variable
// P is a reference to B
```



Pointers in C (and C++)

 Can use the pointer to access the value stored in a memory location

```
int A = 19;
int B = 10;
int C = 8;
int D = 17;
....
int *P = &B;
*P = 1;
// * is a dereferencing
   or indirection
   operator that accesses
   the value stored at
   address in P
```




Pointers: Example

 A pointer is 4 bytes on a 32-bit system and 8 bytes on a 64-bit system & it can be stored on the stack or data segment like

ordinary variables

```
int A = 19;
int B = 1;
int C = 8;
int D = 17;
....
int *P = &B;
char *Q = &B;
// Both P and Q contain
    00000004
*P = ??
*Q = ??
```



Pointers

 A pointer points to a memory location and its content is a memory address



- It wears "datatype glasses"
 - Wherever it points to, it sees through these glasses
- The variable stored at some memory address can be interpreted via the dereferencing operator (*) as a character or integer or float depending on the type of the pointer

Pointers: The Good

- Memory efficient code
- Low-level software code requires access to memory locations
 - Devices are exposed as memory addresses
 - Memory-mapped I/O (more later)
- Programmer has "unlimited power" in managing memory as a resource

Pointers: The Ugly

- Programming is prone to errors
- Bug in manipulating a value Application produces incorrect output (may be tolerable some of the time)
- C allows pointer arithmetic
 - Bug in updating a memory address Serious security violation (access violation, corrupted state, and so on)
- C requires programmers to free memory Memory leaks

State of Affairs

C and C++

- Safety and security concerns are increasing
- Programmers are feeling burdened with managing memory and writing application code

Java and Python

 Provide automatic memory management or garbage collection that consumes extra CPU cycles (performance penalty)

State of affairs

- Performance critical C code bases are migrating to Rust (Twitter's Segcache and Github's code search engine called blackbird)
- Java is now the NUMBER ONE choice for complex applications (big data)
- But Linux, macOS, Windows, compilers, written in C/C++

Memory Map

Address Space

Address range

- A 32-bit (ARM) CPU generates addresses in the range 0 to 0xFFFFFFFC (4294967292)
- With a 4 X 10⁹ address range, the CPU can access
 4 billion individual bytes

Address space

■ The address space of a 32-bit CPU is 2³² bytes which equals 4 Gigabytes (GB)

OXFFFFFFFC

Address Space

- Each word is 32 bits or4 bytes. Address of first& last word is shown
- The address space is empty as shown here
 - Let's populate with stack and code and data

ox0000000

Questions

Where is the code, data, and the stack in the address space?

Memory map

- Defines where code, data, and stack memory are in the program address space
- Differs from architecture to architecture
- The subsequent discussion pertains to ARM

OXFFFFFFFC

ARM 32-bit Memory Map

- Five parts or segments
 - text
 - global data
 - dynamic data
 - OS & I/O
 - Exception handlers

Operating System & 1/0 Stack **Dynamic Data** Heap **Global Data Text Exception Handlers**

ox0000000

Operating System & I/O

Stack

Dynamic Data

theap

Global Data

Text

Exception Handlers

- Data in this segment is dynamically allocated and deallocated during program execution
- Heap data is allocated by the program at runtime
 - malloc() and new
- Heap grows upward, stack grows downward
- Global variables visible to all functions (contrasted with local variables that are only visible to a function)
- Machine language program
- Also called read-only (RO) segment
- Literals (constants) such as "Hello"

ARM Memory Map (with addr ranges)

The address space is divided into a number of segments





Figure 6.30 Example ARM memory map

Starting a Program

Translating and Starting Programs



Heap

Heap

- Heap is for dynamically allocated memory
 - Dynamic → Size of allocation known at execution time
 - Static → Size of allocation known at compile time
- Statically allocated memory
 - Global variables
 - Local function variables on the stack
- Heap is a large subdividable block of memory
- Programmers explicitly allocate and deallocate heap memory


Deallocation of memory

- Also called "freeing memory"
- DRAM is a limited resource
- Programs run for a LONG time in the CPU world (1 second= 2 billion cycles)
- Allocated memory once useful becomes garbage when it is no longer needed
- It must be recycled for reuse by someone or something else

Heap


- Lifetime of heap variables and arrays extend from allocation until deallocation
- Memory managers are libraries that help the programmer in managing the heap
- C memory manager facilitates allocation and deallocation
- Java and Python: Allocation same as C, but takes "facilitate" to the extreme when it comes to deallocation
 - Does it automatically Garbage Collector!

 Programs dynamically allocate objects (arrays, structures) of different types and sizes on the heap over time




Heap is now full!

- C programmers need to track lifetime of heap variables
- Suppose we do not need anymore




Heap is now full!


Let's free some space on the heap




Let's free some space on the heap



Now we can allocate new objects



Now we can allocate new objects



Heap Management

- We can deallocate (free) objects in any order (unlike the stack)
- C/C++ programmers need to deallocate objects that are no longer needed
 - Otherwise, heap will remain full even if we can have some free space
- Not returning unused heap back to the memory manager is called a memory leak

C Memory Manager: malloc & free

 C library provides malloc (short for memory allocate) and free to allocate and deallocate heap memory, respectively

```
#include <stdlib.h>
#include <stdio.h>

void useless_func() {
   int *array = malloc(10 * sizeof(int));
   for (int i = 0; i < 10; i++)
        array[i] = i * i;
   int sum = array[0] + array[9];
   free(array);
   printf("%i\n",sum);
   return;
}</pre>
```

malloc and free

- malloc
 - Declaration in C library: void *malloc(size_t size)
 - Takes input as size (# bytes)
 - Returns a void pointer that can be casted to any pointer type
- free
 - Declaration in C library: void free(void *ptr)
 - Memory manager knows how many bytes to free, all it needs is the starting address

A LOT More on this in COMP2310

- Students implement a memory manager from scratch
- Like the CPU: piece by piece
- You write code in C:
 - Manual memory management for twelve weeks!
- Enroll and discover all the simplifications (a.k.a. LIES) we have told you this semester


Exceptions

Reading: Section **6.6.3** of H&H

Recall the Stored Program Concept

When do control flow change from sequential execution to somewhere else?

Assembly code				Machine code
MOV	R1,	#100		0xE3A01064
MOV	R2,	#69		0xE3A02045
CMP	R1,	R2		0xE1510002
STRHS	R3,	[R1,	#0x24]	0x25813024



Recall the Stored Program Concept

- When does control flow change from sequential execution to somewhere else?
 - Unconditional and conditional branches
 - Function calls and returns (also branches)
- The above change in control flow is due to changes in program state
- A useful system must change control flow due to changes in system state (recall computer system = hardware + software)

Reading: Section 6.6.3 of H&H


Exceptions

- The change in state is known as an event
- These changes are "unplanned" events
 - Divide by zero (execution cannot continue!)
 - Data arrives from an I/O device (keyboard or disk)
 - An I/O device needs attention
 - System timer expires
- An exception is like an unscheduled function call that branches to a new address
- Exceptions may be caused by hardware or software

Interrupts

 Hardware exception triggered by an I/O device such as a keyboard is called an interrupt

 CPU receives notification when a user presses a key on the keyboard



- Stop the normal fetch cycle and handle the interrupt
- Like any other function call, the exception must save the return address, jump to some address, do its work, clean up, and return to the program

Example of Interrupts

- I/O device needing service
 - keyboard input, video input
- Periodic system timer expiration
- Power failure
- Machine check: hardware error
 - Bit flip (unplanned!)

Traps

- Software exceptions are also called traps (further classification in COMP2310)
- Undefined opcode
- Divide by zero or overflow
- Reading from a "bad" memory address (access protection error)
- system call

 System call is a form of trap that the program uses to invoke a function in the OS running at a higher privilege level

System Call

- An important form of trap which the program uses to invoke a function is the operating system (OS)
- The function runs at a higher "privilege level"
- Running at a higher privilege level allows access to all system resources
- User/application code (as apposed to OS code) runs at a lower privilege level

Reason for Privilege Levels

- The distinction between privilege levels prevent
 - buggy user code from corrupting other programs
 - crashing the system
 - malicious code from taking over the system
- OS has full control of the system
- Ordinary user code does not!

User Code
C Library
Operating
System
Hardware
Resources

How should the CPU handle exceptions?

- Both exceptions and interrupts require
 - stopping the current program
 - saving the architectural state
 - handling the exception/interrupt → switch to handler
 - (if possible and make sense) returning back to program execution
- The program branches to a code in the OS that handles the exception

When to handle exceptions?

- Cause
 - Software exceptions: internal
 - Hardware exceptions: external
- When to handle
 - Internal: When detected
 - External: when convenient
 - Except for very high priority ones
 - Power failure
- What if multiple interrupts are raised at the same time?
 - User can define the priority of an interrupt
 - Interrupt classes

Exception Handling

 Exception handler: Exceptions use a vector table to determine where to jump to the exception handler

Exception	Address	Mode
Reset	0x00	Supervisor
Undefined Instruction	0x04	Undefined
Supervisor Call	0x08	Supervisor
Prefetch Abort (instruction fetch error)	0x0C	Abort
Data Abort (data load or store error)	0x10	Abort
Reserved	0x14	N/A
Interrupt	0x18	IRQ
Fast Interrupt	0x1C	FIQ

- The table is placed in low memory (recall the memory map)
- Instructions to handle an interrupt is at 0x00000018
- On power-up, CPU goes to address 0x00000000
- The exception vector contains a branch instruction to an exception handler, code that handles the exception and then returns to user code


ARM Execution Modes

- ARM processors can operate in one of several execution modes with different privilege levels
- The mode is specified in the bottom bits of the CPSR
- User mode operates at privilege level PLO and other modes operate at PL1, which can access all system resources
- Execution mode helps the CPU with proper book-keeping
 - Which registers to save (more on this later)
 - Where to return after an interrupt?

Banked Registers

- Exception handler is like a normal function call
 - Need to know where to return
 - Need to preserve registers
- Stack is in memory and memory is slow
- Banked registers are extra (shadow) registers that are used to copy values from actual registers on an interrupt
- Idea is to handle interrupts as fast as possible

Example: Fast Interrupt Ex. Mode (FIQ)



Exception Handling (1)

- Store the CPSR into banked SPSR
- Set the execution mode and privilege level based on the type of instruction
- Set the interrupt mask bits in CPSR so that the exception handler will not be interrupted
- Store the return address into banked LR
- Branch to the exception vector table based on exception type

Exception Handling (2)

- Handler does the following
 - pushes other registers onto its stack
 - takes care of exception
 - pops the registers back off the stack

Exception Handling (3)

- The exception handler returns using MOVS PC, LR
 - Copies the banked SPSR to the CPSR to restore the status register
 - Copies the banked LR to the PC to return to the program where the exception occurred
 - Restore the execution mode and privilege level

Transitioning between Privilege Levels

- User code operates at a low privilege level
- Supervisor instruction (SVC) is used to transition between levels
- CPU reads the arguments from "certain" registers and executes the specific flavor of the SVC instruction
- SVC is a software exception
- A tables specifies what actions to take next based on the service user code wants from the OS

Supervisor Instruction

- Every "industrial strength" architecture provides a means to switch between user code and OS code
 - SVC in ARM
 - syscall in Intel x86
- In the labs, your code is running on "bare metal" there is no OS
- In real world, only way for user code to access system resources is by invoking functions in the OS (OS is "trustworthy" service provider)
 - These functions are called system calls

Input/Output (I/O) Architectures

Input/Output Devices

- I/O devices are what makes a system useful
 - Input devices

Output devices



Storage devices




Storage Devices

- Storage devices two important purposes
 - Persistent storage for long-term storage
 - Contrast with SRAM/DRAM Volatile storage
 - Extension of main memory or DRAM
 - Recall: Memory-resident stack acts as an extension of RF
 - Disk for memory expansion is subject of COMP2310: virtual memory
- Storage devices are very slow compared to DRAM
 - Access latency is in microseconds compared to nanoseconds
 - For high-end systems used in cloud and datacenters, storage is the most important I/O device


I/O subsystem

- What makes up a computer system?
- CPU-Memory (also called host system)
 - Tightly integrated
 - CPU has direct access to memory through address/data buses



- I/O subsystem
 - Many I/O devices need to communicate to CPU
 - Need a "subsystem" to interface with the host system
 - Consisting of devices, buses, communication protocols, data memory

A Model I/O Configuration



I/O subsystem

- I/O subsystem
 - Blocks of main memory devoted to I/O functions
 - Buses that provide the means of moving data into and out of the system
 - Control modules in the host and peripheral devices
 - Interfaces to external components such as keyboards and disks
 - Cabling and communications links between the host system and its peripherals

Interfaces and Protocols

- Interfaces communicate with certain types of devices, such as keyboards, disks, or printers
- Interfaces make sure
 - Device is ready for next batch of data
 - Host is ready to receive the next batch of data coming in from the peripheral device
- The exact form and meaning of the signals exchanged between the sender and the receiver is called a protocol
 - Signals are of two types: command and data signals
 - Handshake: A protocol exchange in which the receiver sends an Acknowledgement for the commands and data sent or indicate that it is ready to receive data

Device Visibility

- We need to somehow make the device visible to the CPU
- Two options
 - Port-mapped or Isolated I/O
 - Memory-mapped I/O

Port-Mapped I/O (PMIO)

- The device is accessible in a dedicated address space, separate from the address space of memory
- I/O devices have a separate address space from general memory, typically accomplished by extra "I/O" pins on the CPU's physical interface
- Because the address space for I/O is isolated from that for main memory, this
 is sometimes referred to as isolated I/O
- Special dedicated instructions to access the I/O address space
 - TN
 - OUT

Memory-Mapped I/O (MMIO)

- I/O devices and memory share the same address space
- Each I/O device has its own reserved block of memory
- Data transfers to and from the I/O device involve moving bytes to and from the memory address that is mapped to the device
- MMIO is like using regular load/store instructions from the programmer's perspective
- Good abstraction (?)
- Simplicity and convenience (Yes for the programmer)

Example MMIO System

Each I/O device is assigned one or more addresses in the address space

- Good abstraction
- Good architecture
- Neat hardware




Figure e9.1 Support hardware for memory-mapped I/O

- Recall the memory map with dedicated addresses for I/O devices
- Store instruction write data to the device
- Load instruction reads data from the device




Figure 6.30 Example ARM memory ma

Example MMIO System

 Suppose that I/O Device 1 in Figure e9.1 is assigned the memory address 0x20001000. Show the ARM assembly code for writing the value 7 to I/O Device 1 and for reading the output value from I/O Device 1.




Figure e9.1 Support hardware for memory-mapped I/O

Reading Data

Programmed I/O

Direct-Memory Access (DMA)

Programmed I/O (PIO)


- Each data item transfer is initiated by an instruction in the program, involving the CPU for every transaction
- The term can refer to either <u>memory-mapped I/O</u> (MMIO) or port-mapped I/O (PMIO)
- Why is this a problem?
 - CPU is very fast (recall: 1 second = 2 billion cycles)
 - I/O devices are slow
 - For large data transfers (for example, reading a video file from disk), we would like to free up the CPU to do other things while transfer happens in parallel

Direct-Memory Access (DMA)

- CPU offloads the execution of tedious I/O instructions to a dedicated chip called DMA controller
- CPU provides the DMA controller with
 - the location of the bytes to be transferred
 - the number of bytes to be transferred
 - the destination memory address
- CPU signals the DMA controller and gets busy doing something else
- DMA takes care of I/O
- DMA controller places the data in memory and interrupts the CPU

A Sample DMA Configuration

DMA and CPU share the bus (memory-mapped I/O)



 DMA runs at a higher priority and steals memory cycles from the CPU

Event Notification

Polled I/O

Interrupt-driven I/O

Polled versus Interrupt I/O

Polled I/O


- CPU monitors a control/status register associated with a port
- When a byte arrives in the port, a bit in the control register is set
- The CPU eventually polls and notices that the "data ready" control bit is set
- The CPU resets the control bit, retrieves the byte, and processes it
- The CPU resumes polling the register as before

Interrupt-driven I/O

- CPU is not held up from doing other things
- Interrupts are asynchronous signals
 - The devices tell the CPU when they have data to send
- The CPU proceeds with other tasks until a device requesting service sends an interrupt to the CPU
- Granularity is configurable: Interrupts for every word, or for an entire batch

Interrupt-Driven I/O

 Communication between many interrupt-enabled devices and CPU is handled via an interrupt controller



- Once the circuit recognizes an interrupt signal from any device, it raises a single interrupt signal that activates a control line on the system bus
- Control line feeds directly into a pin on the CPU chip
- INTA: Interrupt Acknowledge
- INT is lowered by the interrupt controller after receiving the acknowledgement
- Priority is resolved based on the time-criticality of the device requesting I/O

Example I/O Systems

- Memory-mapped DMA interrupt-driven I/O
 - Typically used for storage devices that transfer large amounts of data
- Port-mapped DMA interrupt driven I/O
- Port-mapped programmed polling I/O
 - Polling, programmed, and port-mapped go well together

Character versus Block I/O

- Character I/O devices process one byte (or character) at a time
 - Examples include modems, keyboards, and mice
 - Keyboards are usually connected through an interrupt-driven programmed
 I/O system
- Block I/O devices handle bytes in groups
 - Most mass storage devices (disk and tape) are block I/O devices
 - Block I/O systems are most efficiently connected through interrupt-driven
 DMA
- Device driver: Software that handles the details of I/O transfer granularity and
 I/O-related instructions in general

Bus Technology

- Bus is a collection of wires to transfer signals (address, data, control) between sender and receiver
- Serial transmission: one bit at a time
 - Keyboard
- Parallel transmission: multiple bits in parallel
 - Printer (similar to CPU-Memory communication)
- Parallel cables are fatter than serial cables
 - and susceptible to electrical interference that reduces signal range
- In both cases a clock is used for timing purposes especially controlling signal transitions

Amdahl's Law

I/O and Performance

Recall the computer system



- Sluggish I/O throughput can have a ripple effect, dragging down overall system performance
- The fastest processor in the world is of little use if it spends most of its time waiting for data
- If we really understand what's happening in a computer system, we can make the best possible use of its resources

Amdahl's Law (1)

- The overall performance of a system is a result of the interaction of all of its components
- System performance is most effectively improved when the performance of the most heavily used components is improved
- This idea is quantified by Amdahl's Law:

$$S = \frac{1}{(1 - f) + (f/k)}$$

where *S* is the overall speedup;

 $S = \frac{1}{(1-f)+(f/k)}$ f is the fraction of work performed by a faster component; and k is the speedup of the faster component

Amdahl's Law (2)

 Amdahl's Law gives us a handy way to estimate the performance improvement we can expect when we upgrade a system component

- On a large system, suppose we can upgrade a CPU to make it 50% faster for \$10,000 or upgrade its disk drives for \$7,000 to make them 150% faster
 - Processes spend 70% of their time running in the CPU and 30% of their time waiting for disk service
 - An upgrade of which component would offer the greater benefit for the lesser cost?

Amdahl's Law (3)

The processor option offers a 30% speedup:

$$f = 0.70, k = 1.5, \text{ so } S = \frac{1}{(1 - 0.7) + (0.7/5)} = 1.30$$

And the disk drive option gives a 22% speedup:

$$f = 0.30, k = 2.5, \text{ so } S = \frac{1}{(1 - 0.3) + (0.3/2.5)} \approx 1.22$$

- Each 1% of improvement for the processor costs \$333, and for the disk a
 1% improvement costs \$318
- Should price/performance be your only concern?

Power and Energy

Power and Energy

 Both clock rate and power increased rapidly for decades, and the flattened or drop off recently




FIGURE 1.16 Clock rate and Power for Intel x86 microprocessors over nine generations and 36 years. The Pentium 4 made a dramatic jump in clock rate and power but less so in performance. The Prescott thermal problems led to the abandonment of the Pentium 4 line. The Core 2 line reverts to a simpler pipeline with lower clock rates and multiple processors per chip. The Core i5 pipelines follow in its footsteps.

- We have run into practical power limits for cooling
- We want to understand the correlation between power and clock frequency


Power and Energy Equations

$$P_{total} = P_{dynamic} + P_{static}$$
 # transistors
 $P_{dynamic} = 1/2 \times A \times C \times V^2 \times N \times F_{switch}$

$$P_{\text{static}} = V \times I_{\text{leak}}$$

$$E_{total} = P_{total} \times Time$$

A is activity factor and quantifies how often transistor switches




Transistors dissipate power during a transition from LOW (0) to HIGH (1) and HIGH (1) to LOW (0) if switching in a cycle

Recall: How Does a Transistor work?

Instead of the wall switch, we could use an n-type of a p-type
 MOS transistor to make or break the closed circuit

If the gate of the n-type transistor is supplied with a high voltage, the connection from source to drain acts like a piece of wire (we have a closed circuit)

If the gate of the n-type transistor is supplied with zero voltage, the connection between source and drain is broken (we have an open circuit)



 Depending on the technology, high voltage can range from 0.3V to 3V

Power Equation

- $P_{\text{dynamic}} = \frac{1}{2} \times A \times C \times V^2 \times N \times F_{\text{switch}}$
 - F_{switch} depends on the clock rate
 - C is a function of the CMOS technology and fanout:
 # transistors connected to output of a transistor
 - A and F_{switch} and N kept increasing, leading to the power wall
 - Measured in watts, typically reported as peak or average

Reducing Dynamic Power

- $P_{dynamic} = 1/2 \times A \times C \times V^2 \times N \times F_{switch}$
- To minimize dynamic power
 - Reduce frequency
 - Reduce supply voltage (squared reduction)
- In ~30 years
 - Frequency increased by 1000X
 - Voltage decreased by 15% per generation (from 5V to 1V)
 - Power increased by 30X
- Lowering supple voltage is no longer feasible: increases leakage and leads to manufacturing complexity (\$)

Dynamic versus Static Power

Dynamic power

- Primary source of energy consumption
- Dissipated when the transistor switches
- Some instruction mixes increase
 - switching activity by flipping control bits



Microprocessor design has traditionally focused on dynamic power consumption as a limiting factor in system integration. As feature sizes shrink below 0.1 micron, static power is posing new low-power design

Static power

- Due to leakage current that flows even when the transistor is not switching (OFF)
- It increased significantly in recent times (40% of total)
- Further reducing supply voltage increases leakage
 - A phenomenon called thermal runaway
 - Check the paper from Nam and Todd if interested

Energy

- Energy is the power dissipated over time
- $E_{total} = (P_{dynamic} + P_{static}) \times time$
- P_{static} is always there (regardless of activity)
- Measured in joules

Which metric to use?

- Power: Determines the packaging and cooling requirements
- Energy: To compare the efficiency of two processors

Discussion

- If maximizing battery life is the goal, it is better to use the energy metric
- Think: Power is a rate metric (joules per second) like MIPS
- Recall: To quantify performance, we use execution time (seconds) and not IPS (instructions per second)

Which CPU/program is more energy efficient?

	Power (Watts)	Execution time (s)
Processor A	100 Watts	100 seconds
Processor B	80 Watts	150 seconds

	Power (Watts)	Execution time (s)
C++ program	100 Watts	75 seconds
Java program	100 Watts	250 seconds

Revision: Stack vs. Heap

- Stack is for statically allocated memory
 - Size of variables is known at compile time
 - The lifetime of variables on the stack is "automatic"
 - Allocated (live) and deallocated (die) as stack winds and unwinds
 - Stack data is for local variables inside the function
- Heap is for dynamically allocated memory
 - Size of variables/arrays is dynamic (determined at run-time)
 - Run-time = During program execution
 - Allocation is explicit with the help of a memory manager
 - C: malloc(), Java: new()
 - Deallocation is managed dynamically
 - C: free(), Java: garbage collection service

Where is everything mapped?

```
Operating System &
int big array[1L<<24];</pre>
                                                          1/0
int huge array[1L<<31];</pre>
                                                        Stack
void increment() {
   // ctr is only initialized onde
                                                     Dynamic Data
   static unsigned int ctr = 0;
   ctr++;
                                                         Heap
   printf("ctr = %d\n'', ctr);
                                                     Global Data
int main() -{
   for (int i=0; i<5; i++)
                                                         Text
    increment()
                         instructions
   int *ptr;
   return 0;
                                                 Exception Handlers
```

Plan

We are done with "Program Execution"

- Advanced microarchitecture in remaining weeks
 - Multicycle (Section 7.4)
 - Pipelined (Section 7.5)
 - Out of Order (Section 7.7 + Slides)