


Table of Contents	
1	Title
2	Block Diagram
3	KL46Z MCU
4	OpenSDA INTERFACE
5	I/O Headers and Power Supply

FRDM-KL46Z

Revisions			
Rev	Description	Date	Approved
A	Initial version		
AX1	1. As per the new FRDM-KL46 pin assignment xls connections changed. 2. Net changed from SWD_CLKto SWD_CLK_TGTMCU in connector J11.2 3. Net name TSIO_CH9/TSIO_CH10 removed from touch interface. 4. Port name and Arduino functions name Text added to the nets. 5. 5V regulator PAD added 6. separate Accelerometer and Magnetometer sensor Freplaced with FXOS8700CQ 7. PPL Released	07-MAR-13	Luis Puebla Palma
AX2	1. As per the FRDM-KL46 new pinout assignement Rev3.xls connections changed. 2. Port name and Arduino functions name Text changed to the nets as per new pin assignment. 3. Arduino connector Ref des changed as per TRD requirement 4. INT1_MAG net removed 5. Test point added in PTE26	14-MAR-13	Luis Puebla Palma
AX3	1. Magnetometer circuit added with same I2C Bus (I2C0_SCL/SDA) 2. Magnetometer interrupt is connected to Accelerometer interrupt 2 through a 0 ohms resistor. 3. Spare buffer U5B input is pulled low using a 0 ohms res.	25-MAR-13	Luis Puebla Palma
AX4	1. FXOS8700CQ replaced with MMA8451Q. NC Pins wired to make compatible with CRST, RST, RSVD1/2 in FXOS8700CQ 2. DNP 0 ohm resistor added between Inertial sensor 3rd pin and GND. 3. DNP 0 ohms resistor added b/w Inertial sensor 16th pin and PTE26	26-MAR-13	Luis Puebla Palma
B	1. DNP Updated 2. RST_K20D50 renamed to RST_K20D50_B 3. A085 Release	28-MAR-13	Luis Puebla Palma
B1	1. D6 - DNP 2. J7 - MOUNT 3. Schematic title changed to FRDM-KL46Z 4. A085 Release	03-MAY-13	Luis Puebla Palma
C	Changing C17 from 1uF to 0.1uF to fix yield issue	19-JUN-13	Luis Puebla Palma

- Unless Otherwise Specified:
All resistors are in ohms, 5%, 1/8 Watt
All capacitors are in uF, 20%, 50V
All voltages are DC
All polarized capacitors are aluminum electrolytic
- Interrupted lines coded with the same letter or letter combinations are electrically connected.
- Device type number is for reference only. The number varies with the manufacturer.
- Special signal usage:
_B Denotes - Active-Low Signal
<> or [] Denotes - Vectored Signals
- Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.



The diagram shows a 5V regulator circuit. The input is connected to a 5V source through a 1.0uF capacitor (C7). The output is connected to a 5V load through a 0.1uF capacitor (C22). A Pi-network of capacitors is used for decoupling, consisting of C7 (1.0uF), C23 (0.1uF), C9 (1.0uF), C18 (0.1uF), C19 (1.0uF), and C22 (0.1uF). The capacitors are connected in a series combination between the input and output rails, with the output rail grounded.

The diagram shows a blue zigzag line within a rectangular frame. The top-left corner is labeled 'E1'. The bottom-right corner is labeled 'Slider_4'. To the right of the frame, there are two labels: 'TSI ELECTRODE1' and 'TSI ELECTRODE2'.

SHORTING HEADER ON BOTTOM LAYER

Jumper is shorted by a cut-trace on bottom layer. Cutting the trace will effectively isolate the on-board MCU from the OpenSDA debug interface.

[illegible]

Pin diagram for LCD S401M16KR. The diagram shows a 16-pin connector with the following functions:

- 1: COM0
- 2: COM1
- 3: COM2
- 4: COM3
- 5: 1D1E/1G1F
- 6: DP1/C1/B1/A
- 7: 2D/2E/2G/2F
- 8: DP2/C2/B2/A
- 9: 3D/3E/3G/3F
- 10: DP3/C3/B3/A
- 11: 4D/4E/4G/4F
- 12: COM4/MB/A
- 13: COM0
- 14: COM1
- 15: COM2
- 16: COM3

