
# **TDA4VM Edge AI Kit - DUAL TPS65941x PMICs**

#### **TABLE OF CONTENTS**


PAGE	CONTENTS						
01	TABLE OF CONTENTS						
02	REVISION HISTORY						
03	SYSTEM BLOCK DIAGRAM						
0 4	SoC: Three Phase TPS65941x-Q1 PDN - 0B						
0.5	Power Flow Diagram						
06	I2C Tree						
07	GPIO MAPPING TABLE						
0.8	SoC: MLB, CSI & DSI INTERFACES						
0 9	SoC: SERDES INTERFACES						
10	SoC: MMC & UFS INTERFACES						
11	SoC: EMIF & LPDDR4						
12	SoC: MCU FLASH & OSPI						
13	SOC: MCU & MAIN GENERAL IO, OSC CLKS						
14	SOC: GENERAL & USB						
15	SOC: MCU RGMII, MCU ADC & MAIN RGMII						
16	SOC: PRG0 & PRG1						
17	SOC: ANALOG POWER 1						
18	SOC: DIGITAL POWER 2						
19	SOC: DIGITAL POWER 3						
20	SOC: GROUND						
21	EVM: RESET BUTTONS						
22	EVM: CPLD						
23	EVM: BOARD ID EEPROM &40Pin EXP Header						
24	EVM: MICRO SD INTERFACE						
25	EVM: USB HUB						
26	EVM: USB 3.0 TYPE A CONN#1						
27	EVM: USB 3.0 TYPE A CONN#2						
28	EVM: USB TYPE C 3.0 INTERFACE						
29	EVM: PCIe M.2 INTERFACE SSD						
30	EVM: PCIe M.2 INTERFACE SDIO						


PAGE	CONTENTS							
31	EVM: MCU GB ETHERNET							
32	EVM: CSI MUX							
33	EVM: CSI CAMEARA CONN							
3 4	EVM: FPC CAMEARA CONN							
35	EVM: DISPLAY PORT							
36	EVM: HDMI BRIDGE							
37	EVM: CAN TRANSCEIVERS							
38	EVM: QUAD PORT CONSOLE							
39	EVM: TEST AUTOMATION HEADER							
40	POWER INPUT							
41	POWER SUPPLY#1							
42	POWER SUPPLY#2							
43	POWER SUPPLY#3							
44	SOC: PMIC A							
45	SOC: PMIC B							
4 6	SOC LOAD SWITCHES							
47	SERDES CLOCK GENERATOR							
48	EVM: HARWARE NOTES & LABELS							




#### **REVISION HISTORY** REV# DATE **DESCRIPTION OF CHANGES AUTHOR** REVIEWED BY APPROVED BY 08 APR 2021 Drafted from E1 version Mistral Design Team 08 APR 2021 Pin swapping done for D17 and D18 Mistral Design Team Part# updated for Capacitor C356 from GCM155R71C104JA55D to GCM155R71C104KA55D 30 APR 2021 Mistral Design Team DNI'd the Test points TP2 and TP6 Added Buffer U61 for OSPI reset signal Added Buffer U62 for PCIe M.2 E key Reset and wake signals 25 MAY 2021 Updated the PMIC-B, Buck-5 FB to "VDD\_RAM\_0V85\_REG" before FL6/FL18 Mistral Design Team Changed the supply of CPLD device U38 and CPLD Programming header J7 to VSYS\_MCUIO\_1V8 Updated MCU Ethernet RJ45 connector J8 Mfr.Part # to LPJG16314A4NL and Added Indication LED circuit for 100Mbps speed Connected MCU\_PORz\_OUT signal to CPLD Mistral Design Team 27 MAY 2021 Updated 25Mhz Crystal Y1 connected to Ethernet PHY to Mfr.Part# ECS-250-18-23A-JGN-TR Added Test points TP66,TP67,TP68 and TP69 for reset signals to RGMII, PCIe M.2 E and M key signals Updated USB Stacked TYPE 3.0 Conn to Mfr.Part# 484060003 Mistral Design Team 31 MAY 2021 Updated for Internal Review Comments 01 JUN 2021 Updated USB 3.0 Hub Upstream port super speed lines Mistral Design Team 02 JUN 2021 Updated for TI review comments(Partiallly) Mistral Design Team 03 JUN 2021 Updated for internal review comments Mistral Design Team 04 JUN 2021 Mistral Design Team Added Serdes reference clock generator for PCIe 07 JUN 2021 Updated for internal review comments Mistral Design Team 10 JUN 2021 Component package optimized for CDCI SEDES Clock section for PCB routing ease Mistral Design Team E2 11 JUN 2021 Updated the Part# for FL26, FL27, FL28 FL29 to NFM15PC474R0J3D Mistral Design Team Replaced 2-T, 0.1uF 0201 cap C409 to 3-T, 1uF 0402 Mistral Design Team 17 JUN 2021 Removed 2-T, 0.1uF 0201 cap C414 Updated notes for Silkscreen 22 JUN 2021 Connected VDDA\_1P8\_DSITX filtered supply to VDDA\_1P8\_MLB power group Mistral Design Team Connected VDDA\_0P8\_USB filtered supply to VDDA\_0P8\_UFS power group 23 JUN 2021 Pin Swapping done for HDMI common mode choke and ESD diode U28 for routing ease Mistral Design Team Updated part GCM31CD70G476ME to complete part number GCM31CD70G476ME02 25 JUN 2021 Updated part GCM033C70J104K to complete part number GCM033C70J104KE02D Changed part RCA04060000Z0EALS alternate part RCL04060000Z0EA Mistral Design Team Changed part PNM0402E5000BST1 (500E) to RC0402FR-07499RL Pin Swapping done for HDMI common mode choke and ESD diode U28 for routing ease 06 JUL 2021 Changed I2C Bootmode buffer address to 0x20h (R152 connected to GND) Mistral Design Team DNI'd decaps C655 and C656 13 JUL 2021 Updated power flow block diagram Mistral Design Team 21 JUL 2021 Baselined Mistral Design Team Title REVISION HISTORY Project: TDA4VM Edge Al Kit Texas Instruments Rev PROC112 001 J721EXSKG01EVM E2 Sheet 2 of Date: Wednesday, July 21, 2021

#### **SYSTEM BLOCK DIAGRAM**






# 3-Phase DUAL PMIC PDN Recommended for New Designs (3-Phase Buck supplying VDD\_CPU)



# POWER FLOW DIAGRAM USB C Connector VINPUT USB CC+PD Controller TPS25750D



Project :

TDA4VM Edge Al Kit

TEXAS
INSTRUMENTS


Title

POWER FLOW DIAGRAM

Size
C
PROC112 001 J721EXSKG01EVM
E2


Date: Wednesday, July 21, 2021
Sheet 5 of 48

#### **I2C TREE**





#### **GPIO MAPPING TABLE**

GPIO Mapping											
Package Signal Name	GPIO	Net name	Input/Output	IO Level	Default	State	Remarks				
WKUP Domain											
WKUP GPIO0 3	WKUP GPIO0 3	MCU MCANO STB	Output	3.3V	NA	Active High	MCU CAN0 Standby				
WKUP_GPIO0_4	WKUP_GPIO0_4	SOC WAKE	Input	3.3V	PU	NA	SoC wake signal				
WKUP GPIO0 5	WKUP_GPIO0_5	BOARDID EEPROM WP	Output	3.3V	PD	Active High	Boot EEPROM Write protect				
WKUP GPIO0 6	WKUP_GPIO0_6	SOC INT2z	Input	3.3V	PU	Active low	SOC Interrupt				
WKUP GPIO0 7	WKUP_GPIO0_7	H MCU INT#	Input	3.3V	PU	NA	MCU domain Interrupt				
WKUP_GPIO0_8	WKUP_GPIO0_8	GPIO uSD PWR EN	Output	3.3V	PU	Active High	GPIO for micro SD card power load switch power enable				
WKUP GPIO0_8	WKUP GPIO0_8	SEL SDIO 3V3 1V8n	Output	3.3V	PU	Active low	VDD_SD_DV 1.8V or 3.3V selection control				
			•								
MCU_OSPI1_DQS	WKUP_GPIO0_31	MCU_OSPI0_INT#	Output	1.8V	PU	Active low	OSPI Interrupt Pin				
WKUP_GPIO0_10 WKUP GPIO0_11	WKUP_GPIO0_10 WKUP_GPIO0_11	GPIO_RGMII3_RST# SOC_PCIe1_M.2_RTSz	Output Output	3.3V 3.3V	NA NA	Active low NA	Used as a reset signal for PRG0 Ethernet PHY Chip PCIe M.2 M key reset signal				
			I/O								
MCU_OSPI1_D0	WKUP_GPIO0_32	CPLD_TCK		1.8V	PD	NA NA	JTAG Signals for CPLD				
MCU_OSPI1_D1	WKUP_GPIO0_33	CPLD_TDI	1/0	1.8V	NA NA	NA NA	JTAG Signals for CPLD				
MCU_OSPI1_D2	WKUP_GPIO0_34	CPLD_TDO	I/O	1.8V	NA	NA	JTAG Signals for CPLD				
MCU_OSPI1_D3	WKUP_GPIO0_35	CPLD_TMS	I/O	1.8V	PU	NA	JTAG Signals for CPLD				
MCU_OSPI1_CSN0	WKUP_GPIO0_36	M2_SDIO_RESET#	Output	1.8V	PU	Active low	Reset to SDIO(WiFi) Interface for PCIe M.2 E key				
MCU_OSPI1_CSN1	WKUP_GPIO0_37	M2_SDIO_WAKE#	Output	1.8V	PU	Active low	Wake to SDIO(WiFi) Interface for PCIe M.2 E key				
MCU_SPI0_CS0	WKUP_GPIO0_55	SYS_MCU_PWRDN	Output	3.3V	PD	Active High	System Power Down ('0' - normal operation, '1' - system power down)				
PMIC_POWER_EN0	WKUP_GPIO0_66	RGMII_INT#	Input	3.3V	PU	NA	Ethernet Interrupt ('0' - interrupt pending, '1' - no interrupt)				
				<b>Main Dom</b>	ain						
PRG1_PRU0_GPO4	GPI00_5	40 Pin EXP Hdr - GPIO1	I/O	3.3V	NA	NA	GPIO for 40 Pin Expansion Header				
PRG1_PRU0_GPO6	GPI00_7	40 Pin EXP Hdr - GPIO2	I/O	3.3V	NA	NA	GPIO for 40 Pin Expansion Header				
PRG1_PRU0_GPO7	GPIO0_8	40 Pin EXP Hdr - GPIO3	I/O	3.3V	NA	NA	GPIO for 40 Pin Expansion Header				
PRG1_PRU0_GPO10	GPIO0_11	40 Pin EXP Hdr - GPIO4	I/O	3.3V	NA	NA	GPIO for 40 Pin Expansion Header				
PRG0_PRU1_GPO8	GPIO0_71	40 Pin EXP Hdr - GPIO5	I/O	3.3V	NA NA	NA NA	GPIO for 40 Pin Expansion Header				
PRG0_PRU1_GPO19 RGMII6 TX CTL	GPIO0_82 GPIO0_97	40 Pin EXP Hdr - GPIO6 40 Pin EXP Hdr - GPIO7	I/O I/O	3.3V 3.3V	NA NA	NA NA	GPIO for 40 Pin Expansion Header				
SPI0 D1	GPI00_97	40 Pin EXP Hdr- GPIO8	I/O	3.3V	NA NA	NA NA	GPIO for 40 Pin Expansion Header GPIO for 40 Pin Expansion Header				
PRG0 PRU0 GPO18	GPI00_113	M.2 W DISABLE1#	Output	3.3V	PU	Active low	WiFi disable1 signal for PCIe M.2 E key				
PRG0 PRU0 GPO19	GPIO0 62	M.2 W DISABLE2#	Output	3.3V	PU	Active low	WiFi disable2 signal for PCIe M.2 E key				
PRG0 PRU1 GPO1	GPIO0 64	USER_LED1	Output	3.3V	PD	Active High	USER LED enable signal				
PRG0 PRU1 GPO2	GPIO0 65	MCAN0_STB	Output	3.3V	NA	Active High	MCAN0 Standby				
PRG0_PRU1_GPO3	GPIO0_66	MCAN5_STB	Output	3.3V	NA	Active High	MCAN5 Standby				
PRG0_PRU1_GPO4	GPIO0_67	MCAN9_STB	Output	3.3V	NA	Active High	MCAN9 Standby				
PRG0_PRU1_GPO9	GPIO0_72	SOC_PCle0_M.2_RTSz	Output	3.3V	NA	NA	PCIe M.2 E key reset signal				
PRG0_PRU1_GPO11	GPIO0_74	GPI00_74	Output	3.3V	NA	NA	CSI2 Expansion Board Specific.				
PRG0_PRU1_GPO12	GPIO0_75	GPIO0_75	Output	3.3V	NA	NA	CSI2 Expansion Board Specific.				
PRG0_PRU1_GPO13	GPIO0_76	GPI00_76	Output	3.3V	NA NA	NA NA	CSI2 Expansion Board Specific.				
PRG0_PRU1_GPO14 PRG0_PRU1_GPO15	GPIO0_77 GPIO0_78	GPI00_77 GPI00_78	Output	3.3V 3.3V	NA NA	NA NA	CSI2 Expansion Board Specific				
PRG0_PRU1_GPO16	GPI00_78	GPI00_78 GPI00_79	Output Output	3.3V	NA NA	NA NA	CSI2 Expansion Board Specific. CSI2 Expansion Board Specific.				
SPI0 CS0	GPI00_19	DP0 3V3 EN	Output	3.3V	PD	Active High	Display Port Load Switch enable				
SPI1 CS0	GPIO0 116	SOC CAMO GPIO1	I/O	3.3V	NA NA	NA NA	FPC Camera0 GPIO				
SPI1_CS1	GPIO0 117	SOC_CAM0_GPIO2	I/O	3.3V	NA NA	NA NA	FPC Camera0 GPIO				
SPI1 CLK	GPIO0 118	CSI_VIO_SEL	Output	3.3V	PD	Active High	CSI Dual IO selection				
SPI1_D0	GPIO0_119	SOC_CAM1_GPIO1	I/O	3.3V	NA	NA	FPC Camera1 GPIO				
SPI1_D1	GPIO0_120	SOC_CAM1_GPIO2	I/O	3.3V	NA	NA	FPC Camera1 GPIO				
UART1_CTSN	GPIO0_127	HDMI_PDn	Output	3.3V	PD	Active low	HDMI power down signal				
UART1_RTSN	GPIO1_0	HDMI_HPD	Input	3.3V	NA	NA	HDMI hot plug detect				
RGMII5_TD2	GPIO0_88	CSI_MUX_SEL_2	Output	3.3V	PD	NA	CSI I2C MUX_select( default 1.8V)				
RGMII5_TD3	GPIO0_87	HDMI_LS_OE	Output	3.3V	PU	Active low	Enable signal for supply load switch for HDMI Connector				
RGMII5_RD1	GPIO0_95	BT_UART_WAKE#	Output	3.3V	PU	Active low	Wake signal for Bluetooth(PCIe M.2 E key)				
MCAN1_RX	GPIO1_3	USBC_DIR	Input	3.3V	PU	NA	USB C direction indication(Low-Position 1,High-Position 2)				




#### **SERDES**







# **MMC Interface**



# **UFS Interface**






VSYS\_IO\_1V8


SOC\_I2C3\_SCL


SOC\_I2C3\_SDA





### **MCU FLASH**

#### **OSPI FLASH**










#### **USB**



USB1\_ID Pulled low. J7 SoC in Host Mode.

#### **USB VBUS Resistor divider circuit**

Note: Recommended VBUS circuit for USB connector. Supports 5V-30V VBUS


VBUS\_5V0\_TYPEC

USB0 VBUS SOC 16.5K 1% R369 3.4K 1% R371


Note: Recommended VBUS circuit for embedded Hub

USB1 VBUS SOC 9.09K 1% R334


USB1\_VBUS (25)




### MCU\_RGMII



#### **MCU ADCs**



#### **MAIN RGMII**



Project :

TDA4VM Edge Al Kit


TEXAS


TItle

MCU\_RGMII&MCU\_ADC


Size
C
PROC112 001 J721EXSKG01EVM
E2


Date: Wednesday, July 21, 2021
Sheet 15 of 48





#### **DIGITAL POWER 2**






Rev


E2

Sheet 18 of

Date: Wednesday, July 21, 2021


#### **DIGITAL POWER 3** VDD\_CPU\_AVS VDD\_CORE\_0V8 DIGITAL VDD\_MCU\_0V85 J721E SR1.1 Pin Mux:v0.13.2 Ball VDD\_MCU\_0V85 VDD\_DDR\_1V1 1uF C84 1uF C409 C83 C90 C80 -0.47uF 10V 0402 C410 0.1uF 6.3V 0201 C417 0.1uF 6.3V 0201 VDDS\_DDR 10V 0402 10V 0402 VDD\_DDR\_1V1 VDDS\_DDR\_BIAS VDDS\_DDR\_BIAS VDDS\_DDR\_BIAS VDDS\_DDR\_BIAS VDDS\_DDR\_BIAS VDD\_DDR\_1V1 VDD\_DDR\_1V1 10uF C249 1uF C172 1uF C166 1uF C250 C246 VDDS\_DDR\_C C230 \_\_0.47uF : 10V 0402 C218 0.47uF 10V 0402 C233 0.47uF 10V 0402 C539 0.1uF 6.3V 0201 C530 0.1uF 6.3V 0201 C205 0.47uF 10V 0402 C223 \_\_0.47uF J721E\_181212 10V 0402 0402 0603 DGND VDD DDR 1V1 1uF C173 1uF C257 C187 C239 C534 0.1uF 6.3V 0201 C525 0.1uF 6.3V 0201 C526 0.1uF 6.3V 0201 0.1uF 6.3V 0201 C179 10uF C248 0.47uF 10V 0402 C531 0.1uF 6.3V 0201 VDD\_CPU\_AVS 1uF C463 C203 C185 C192 C193 C180 —DNI 10V 0402 DNI C158 DNI 10V 0402 DNI C181 DNI 10V 0402 DNI C182 DNI 10V 0402 DNI C152 DNI 10V 0402 DNI C164 DNI 10V 0402 DNI C501 0.1uF 6.3V 0201 C497 0.1uF 6.3V 0201 C474 0.1uF 6.3V 0201 C493 0.1uF 6.3V 0201 C496 0.1uF 6.3V 0201 C510 0.1uF 6.3V 0201 C224 47uF C216 47uF C168 47uF C483 \_\_0.1uF 4V 1206 6.3V 0201 4V 1206 4V 1206 4V 1206 6.3V 0201 6.3V 0201 VDD\_CORE\_0V8 1uF C81 1uF C450 10uF C47 1uF C95 1uF C72 1uF C96 1uF C73 1uF C440 C79 47uF C27 47uF C361 47uF C42 47uF C46 C64 C88 C94 C85 C89 C74 C76 0.47uF DNI 10V 10V 0402 0402 DGND VDD\_CORE\_0V8 C418 C462 0.1uF 0.1uF 6.3V 6.3V 0201 0201 C481 0.1uF 6.3V 0201 C431 0.1uF 6.3V 0201 C505 0.1uF 6.3V 0201 C443 0.1uF 6.3V 0201 C430 0.1uF 6.3V 0201 C514 0.1uF 6.3V 0201 C451 0.1uF 6.3V 0201 C461 0.1uF 6.3V 0201 Note: DĞND A few Dcaps shown here have been provisioned on PCB layout underneath SoC at individualpower ball vias & around perimeter in case additional high-freq decoupling might be needed. SOC POWER 3 Project: Some Dcaps may be shown as "Do Not Install" (DNI) components if Power Integrity (PI) simulation results for a particular power rail on this EVM PCB design combined with TEXAS INSTRUMENTS TDA4VM Edge Al Kit Size C Rev PROC112 001 J721FXSKG01FVM Dcap scheme (value, pkg type, ESL, Loop-Inductance, etc.) results in an impedance response below or equal to the desired target impedance (Zt). F2 Date: Friday, June 25, 2021 Sheet 19 of 48






#### **CPLD** VSYS\_IO\_3V3 VSYS\_MCUIO\_1V8 Default termination on IOs is Pull down, C301 4.7uF 10V 0402 C305 \_\_\_C335 C303 C336 when the CPLD is not programmed. 0.1uF (13,44) H\_SOC\_PORz >> (13,44) H\_MCU\_PORz >>-MCU\_PORZ (13,44) MCU\_RESETZ (13) PORZ (13,44) PCIe0\_M.2\_RTSZ (30) PCIe1\_M.2\_RTSZ (29) MCU\_RGMII\_RST# (31) GPIO\_MCU\_RGMII\_RST# MCU\_RGMII\_RST# SOC\_PCle0\_M.2\_RTSz SOC\_PCle1\_M.2\_RTSz PROGRAMMING HEADER ✓ PB\_PORz (21) VSYS\_MCUIO\_1V8 VSYS\_MCUIO\_1V8 VSYS\_IO\_3V3 VSYS\_3V3 R7 > 4.7K LC4032ZE-7TN48C 61300611121 DĞND (13) SOC\_INT2z Silk Screen "CPLD JTAG" DGND (13) MCU\_PORZ\_OUT >> R379 OE CPLD\_MCU\_PORZ\_OUT Bootmode Table VSYS\_3V3 BOOTMODE TEST AUTOMATION 12C VSYS\_3V3 UART 2 0 4 8 VSYS\_3V3 VSYS\_IO\_3V3 PCIe <u>SW1</u> 416131160804 xSPI SFDP (39) TA\_BM\_IOEXP\_RSTn >> R152 10K USBC\_PORT\_SEL0 Selected USB C Mod DIR LOW: 1B --> 1A 2B --> 2A USBC\_PORT\_SEL1 DGND DGND I2C ADDRESS: 0x20 CPLD Project: TEXAS INSTRUMENTS TDA4VM Edge Al Kit Size C Rev PROC112 001 J721EXSKG01EVM E2 Sheet 22 of 48

# **BOARD ID EEPROM**



# **40Pin Expansion Header**



Silk Screen "40p EXP HDR"


Project :

TDA4VM Edge Al Kit

TEXAS


Size PROC112 001 J721EXSKG01EVM


C Date: Wedgeddgy, light 21, 2021 Sheet 23 of 48




#### **USB3.0 HUB** VSYS\_IO\_3V3 C555 C178 C209 C573 C213 C574 C170 C167 C174 C558 C169 C215 C208 C197 C194 C163 C160 C159 0.1uF 0.1uF DGND DGND USB\_DP\_UP USB\_DM\_UP (9) USBA\_SS\_TX\_P (9) USBA\_SS\_TX\_N USB1\_SSRX\_DN1\_P (26) USB1\_SSRX\_DN1\_N (26) (14) USB1\_VBUS <<---Vdivider = 1.1 V R84 20K USB1\_HUB\_VBUS 48 USB\_VBUS (14) USB1\_DRVVBUS >>-→>> PWRCTL1/BATEN1 (26) PWRCTL1/BATEN1 R85 10K USB1\_HUB\_GANGED GANGED/SMBA2/HS\_UP OVERCUR1z ✓ OVERCUR1z (26) USB1\_HUB\_FULLPWRMGMT# 40 FULLPWRMGMTz/SMBA1/SS\_UP USB1\_SSTX\_DN2\_P (26) USB1\_SSTX\_DN2\_N (26) USB1\_SSRX\_DN2\_P (26) USB1\_SSRX\_DN2\_N (26) × 39 SMBUSz/SS\_SUSPEND USB1 HUB AUTOEN 45 AUTOENz/HS\_SUSPEND PWRCTL2/BATEN2 35 41 PWRCTL\_POL OVERCUR2z 47 USB1 HUB PWRCTR PO USB1\_HUB\_TEST USB1\_DN3\_D\_P (27) USB1\_DN3\_D\_N (27) USB1\_HUB\_R1 64 USB\_R1 27pF 50V Y3 - 24.000MHz 830058124 2 4 USB1\_HUB\_XI USB1\_SSRX\_DN3\_P (27) USB1\_SSRX\_DN3\_N (27) PWRCTL3/BATEN3 33 1M\_1% OVERCUR3z 44 (13,22,24,29,34) RESETSTATZ >> USB\_SSRXP\_DN4 USB\_SSRXM\_DN4 $\times$ PWRCTL4/BATEN4 32 ★ OVERCUR4z 43 × TUSB8041RGCR VSYS\_IO\_3V3 NOTE: #1 JSB1\_HUB\_AUTOEN# USB1\_HUB\_PWRCTR\_POL #3 USB1\_HUB\_FULLPWRMGMT# USB1 HUB GANGED USB1\_HUB\_TEST USB1\_HUB\_R1 NOTE: R79 R78 R80 R86 4.7K DNI 4.7K #1 Automatic Charge Mode Disabled #2 PWRCTL Polarity is Active High

#4 Ganged Power Control Enabled







# **USB 3.0 TYPE-A CONNECTORS - 2** VBUS\_5V0\_TYPEA Silkscreen "USB1" D3 ESD122DMXR USB-A3-C31-D-RA-CS1 USB\_TYPEAC\_EARTH USB 3.0 TYPE-A CONNECTORS - 2 Project: TDA4VM Edge Al Kit Size PROC112 001 J721EX C Date: Wednesday, July 21, 2021 Rev E2 Sheet 27 of 48



#### PCIe\_M.2\_INTERFACE SSD



#### 3.3V To 1V8 Level translator



Project :

TDA4VM Edge Al Kit

TEXAS

Size

PROC112 001 J721EXSKG01EVM


Rev


C

Date: Tuesday, June 22, 2021


Sheet 29 of 48


#### PCIe\_M.2\_INTERFACE - SDIO **E KEY** 1 FL14 90E 2 PCIE0\_M2\_USB1\_D\_P Iout : Estimated 1A (Max) VSYS\_IO\_1V8 VSYS\_3V3 R305 R304 R300 R299 R293 R294 R67 21K\_1% TXB0104RUTR VSYS\_IO\_3V3 VSYS\_IO\_1V8 3-3V 3-3V 3-3V PCM\_CLK/ISS\_SCK PCM\_SYNC/ISS\_SS PCM\_INIZS\_SD\_IN PCM\_OUT/IZS\_SD\_OUT LED2# GND UART\_WAKE# UART\_RXD R63 UART\_TXD 32 UART\_CTS 34 UART\_CTS 36 UART\_RTS 38 VENDOR DEFINED1 42 × VENDOR DEFINED2 42 × VENDOR DEFINED3 44 × COEX3 46 × COEX4 46 × COEX5 46 × COEX1 50 PERST0# 52 W\_DISABLE# 56 UC\_DATA 58 UC\_DATA 58 UC\_DATA 60 LC\_DATA 60 LC\_DATA 60 LC\_DATA 60 LC\_DATA 60 LC\_DATA 60 LC\_DATA 60 UM\_POWER\_SRICICRED1# 66 × UIM\_POWER\_SRICICRED1# 70 × UM\_POWER\_SRICICRED1# 70 × UM\_POWER\_SRICICRED1# 70 × UM\_POWER\_SRICICRED1# 70 × S3V 74 (47) PCIE0\_M2\_REFCLK\_P >>-(47) PCIE0\_M2\_REFCLK\_N >>-PCIe0\_M.2\_SUSCLK (44) PCIe0\_M.2\_RTSz (22) VSYS\_IO\_3V3 63 RSVD/PEIn1 63 GND 65 GND 67 RSVD/PERn1 69 RSVD/PERn1 61 GND 71 GND 73 RSVD/REFCLKp1 75 GND R267 10K VSYS\_3V3 MDT320E01001 C92 M.2\_W\_DISABLE1# VSYS\_MCUIO\_1V8 DGND C641 0.1uF DGND M.2\_W\_DISABLE2# SILKSCREEN: M.2 Key E SDIO\_WAKE# —>> M2\_SDIO\_WAKE# (12) SN74LVC1G17DCKR DGND VSYS\_IO\_1V8 U63 , (12) M2\_SDIO\_RESET# >> SN74LVC1G17DCKR DGND PCIe\_M.2\_INTERFACE(E Key) Project: TEXAS INSTRUMENTS TDA4VM Edge Al Kit Size C Rev E2 PROC112 001 J721EXSKG01EVM Sheet 30 of 48





#### **CSI2 EXPANSION CONNECTOR**





Project :


TDA4VM Edge Al Kit

TEXAS
INSTRUMENTS




Silk Screen "CAM1"


#### FPC Camera Connector -1




#### **GPIO LEVEL TRANSLATOR**



#### **CAMERA IO SUPPLY**





CSI FPC CAMERA CONNECTORS

PROC112 001 J721EXSKG01EVM

E2


Project:


TDA4VM Edge Al Kit


TEXAS INSTRUMENTS

Size C

#### **DISPLAY PORT INTERFACE** C627 0.1uF FAULT (14) DP0\_3V3\_EN>> R375 52.3K\_1% DĞND **Display Port Connector** V3V3\_DP0 100E DLW21SZ900HQ2B 0.1uF 1 2 DLW21SZ900HQ2B (9) DP0\_TX1\_N >> TPD1E05U06DPY CON\_HDMI-DP\_39\_F\_1852139 1852139-0N055T-H 100E DLW21SZ900HQ2B Silkscreen: "DISPLAY PORT+ HDMI" VSYS\_IO\_3V3 PCB Note: Place the ESD diodes close to DISPLAY PORT CONN R358 DGND DGND DGND 100K (9) DP0\_AUX\_N (\$\\$\> DLW21SZ900HQ2B (14) DP0\_HPD <<-DISPLAY\_PORT\_INTERFACE Project: TEXAS INSTRUMENTS TDA4VM Edge Al Kit Size C Rev E2 PROC112 001 J721EXSKG01EVM Sheet 35 of 48










### **TEST AUTOMATION HEADER** VSYS\_3V3 C615 C620 DGND VSYS\_3V3 AUTOMATION INTERFACE R314 R315 R319 R321 R330 R333 R339 2.2K 2.2K 10K 10K 10K 10K 10K ALL SIGNALS SHOULD BE REFERENCED TO EVM\_3V3 Cable : Parlex-050R40-76B, .5mm 3" SOC\_TA\_I2C2\_SCL (22) TA\_I2C\_SCL <<-SOC\_TA\_I2C2\_SDA TO I2C BOOTMODE BUFFER (22) TA\_I2C\_SDA 🚫> 7 CON\_FLEX\_1X40\_687140183622 DĞND VSYS\_IO\_3V3 0.1uF DGND U14 (14) SOC\_I2C2\_SCL (14) SOC\_I2C2\_SDA << 2 3 SCLA 5 0 SCLB 7 SDAA Q Q SDAB **TEST AUTOMATION GPIO MAPPING** VSYS\_3V3 TCA9617BDGKR Direction WRT CTRL External PU/PD states SIGNAL NAME DESCRIPTION TA\_POWERDOWN OUTPUT External Pullup Used to Power down the system TA\_PORZn MCU & Main SoC domain Power ON Reset OUTPUT External Pullup OUTPUT External Pullup TA\_RESETz SoC Warmreset OUTPUT External Pullup TA\_SOC\_INT1z Interrupt to SOC OUTPUT External Pullup TA\_SOC\_INT2z Interrupt to SOC TA\_BM\_IOEXP\_RSTn Used to Reset the Bootmode IO Expander OUTPUT External Pullup TEST AUTOMATION HEADER Project : TEXAS INSTRUMENTS TDA4VM Edge Al Kit Size C Rev E2 PROC112 001 J721EXSKG01EVM Sheet 39 of 48


# **USB-C Power**



#### EEPROM & PROGRAMMING HEADER










# POWER SUPPLY #1 3.3V GENERATION


### **FAN HEADER**



TI WEBENCH Simulation Inputs:
Vin (min) = 4.5V Vin (max) = 24V
Vout1 = 3.3V@10A
Ta = 25 deg










# **POWER SUPPLY #2**

LM61460 5V BUCK REGULATOR
VinMin = 12V
VinMax = 36V
Vout = 5.0V
Iout = 6A






### **POWER SUPPLY #3**




### **USB HUB & ETHERNET POWER**

# Vout=1.1V Iout=888mA



### **GROUND TEST POINTS**





POWER SUPPLY #3

PROC112 001 J721EXSKG01EVM


Rev E2

Sheet 43 of 48







# **3.3V LOAD SWITCH**



# VDD\_DDR\_1V1 BUCK REG







## NOTES, HW & LABELS

#### **ASSEMBLY NOTES**

- 1. All MSL components should be baked as per JEDEC standard.
- 2. PCB should be baked at 120 degree for 8 hours.
- 3. Board assembly must comply with workmanship standards. IPC-A-610 Class 2, unless otherwise specified.
- 4. These assemblies are ESD sensitive, ESD precautions shall be observed.
- 5. These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- 6. Provide serial numbers to the assembled boards for identification.
- 7. The assembled board are wrapped in ESD Covers(individual) and packed securely before shipment.







#### **LABELS**

#### **Board Serial No.**

PCB LABEL

AM6-COMPROCEVM

### **Assembly Revision.**

PCB LABEL

AM6-COMPROCEVM

### **LOGOs**


 PCB
 PCB
 PCB
 PCB
 PCB

 LOGO
 LOGO
 LOGO
 LOGO
 LOGO

 DNI
 DNI
 DNI
 DNI
 DNI
 DNI
 DNI

 exas Intruments
 For Evaluation only; not FCC approved for resale
 WEEE Mark
 CE Mark
 High Temperature

### **SCREW & WASHER FOR PCIe M.2**



#### **HEATSINK AS ACCESSORIES**

ACC1

Project :

TDA4VM Edge Al Kit

TEXAS

Size
C
Date: Tuesday, June 22, 2021

Sheet 48 of 48