

RA8P1 E-READER

Development draft – not for fabrication.
Requirements: design/ereader_requirements.md
Tracking: GitHub epic #821.

RA8P1 IO allocation



File: mcu_interfaces.kicad_sch

RA8P1 internal core regulator



File: mcu_core_power.kicad_sch

RA8P1 IO and analog supplies



File: mcu_supply_power.kicad_sch

RA8P1 clocks, reset and debug



File: mcu_clocks_debug.kicad_sch

Page and volume buttons



File: user_controls.kicad_sch

ESP32-C6 radio



File: radio_esp32.kicad_sch

MCU_RESET_N

Global supplies: +3V3_MCU and GND.
Core regulator output MCU_VCORE stays local to the processor power sheet.

Remaining subsystem circuits follow epic #821 and issues #824–#834:
radio, memory/storage, USB/battery, system rails, display controller,
panel power, touch, warm/cool lighting, buttons and sensors.
No empty subsystem sheets are represented as completed circuits.


Footprint and PCB qualification are deferred by scope.

Power button and source control







File: power_button.kicad_sch





DRAFT: Existing processor units retained. Signal allocation and clocks/debug wiring are not yet complete.




USB-004: USB-HS analog supply / FB1 + C43
FB1: 120 ohm at 100 MHz; DCR 0.05 ohm initial max.
Screen with combined USB-HS current: I = 55.3 mA.
Vdrop = I*R = 2.765 mV; P = I^2*R = 0.153 mW.
After-test DCR 0.10 ohm; 5.53 mV / 0.306 mW.
C43: 10 uF +/-10%, 35 V X7R; initial 9.11 uF.
TDK nominal bias curve: 9.644 uF at 3.3 V.
Not transient or all-corners qualification; verify rail ramp.
Full calculations: ../design/usb_interface.md [USB-004]




RADIO-008: SPIA_C P700..P703; IRQ26=P704, IRQ19=P705.
P706=RESET_REQ_N; P707=PWR_EN. Host-domain signals.
Switched-domain isolation and reset arbitration remain open.
Pin map + conflicts: ../design/radio_interface.md#radio-008-ra8p1-host-allocation




MIPI unused: AVCC_MIPI to VCC; VSS_MIPI to GND.
Leave VCC18_MIPI and all six D-PHY lanes open.
Firmware: MSTPCRC.MSTPC10=1 and MSTPC17=1.
RA8P1 HUM Rev.1.30, section 21.4, p.862.



USB-001: R6 USBHS current-reference resistor
Renesas QDG Table 2, p.7: 2.2 kohm +/-1%.
Rmin = 2200*(1-0.01) = 2178 ohm
Rmax = 2200*(1+0.01) = 2222 ohm
Initial tolerance only; not a derived PHY current.
Full basis + Python check: design/usb_interface.md



USB-002: USB full-speed supply / U1,U17, C40.
Renesas QDG Table 1, p.6: 3.3 V with 100 nF bypass.
C40 = 100*(1 +/-0.10) = 90.110 nF initial; 50 V X7R.
Nominal DC-bias estimate: 99.45 nF at 3.3 V (PWR-001).
Place C40 close to VCC_USB with a short VSS_USB return.
Full basis + Python check: design/usb_interface.md



USB-003: USB-HS supply / U1,H15, C41, C42
Renesas QDG Table 1 p.6: 10 nF ceramic + 47 uF electrolytic.
C41 = 10*(1 +/-0.10) = 9.11 nF initial; 50 V X7R.
TDK nominal bias model: C41(3.3 V) = 10.084 nF (not guaranteed).
C42 = 47*(1 +/-0.20) = 37.6.56.4 uF initial; 6.3 V.
Voltage screening: 3.6/6.3*100 = 57.14% rating, not rail sign-off.
C42 positive to 3V3, negative to GND; no reverse voltage.
C41 close to H15; short returns to VSS1/VSS2_USBHS.
Full math + Python / qualification: ../design/usb_interface.md

PWR-001: C39 AVCC_MIPI bypass, 100 nF (QDG Table 2, p.7).
TDK C1608X7R1H104K080AA; also used at C6 and C16-C34.
Initial C = 100*(1 +/-0.10) = 90.110 nF; 50 V X7R.
TDK DC-bias samples: 99.5575 nF / 3.15 V; 98.9525 nF / 4 V.
C(3.3 V) = 99.5575 + (3.3-3.15)/0.85*(-0.605) = 99.45 nF.
Interpolated nominal reference, NOT a guaranteed minimum.
Final rail / PDN qualification open; 3.3/50*100 = 6.6% rating.
Full basis + Python check: design/power_decoupling.md

RA8P1 e-reader

Sheet: /RA8P1 IO allocation/
File: mcu_interfaces.kicad_sch

Title: RA8P1 IO allocation


Size: A3



Date: 2026-09-05

Rev: 0.3 DRAFT


KiCad E.D.A. 10.0.5

Id: 2/8









I/O DECOUPLING – 100 nF AT EACH NUMBERED VCC / VSS PAIR




VCC and VCC2 use 3.3 V. All returns use one board ground plane.
VBATT follows the main rail; no separate backup-cell supply.
Analog references use AVCC0 / AVSS0. Place bypasses at named ball pairs.
USB/MIPI supplies remain on the interface sheet and are not yet wired.
HUM Rev.1.30: Table 69.2 p.4042; unused references: section 21.4 pp.861–862.
This is an electrical draft; capacitor MPN qualification remains open.







ERC supply path: U10 VOUT through R31.
PWR_FLAG declares that series-fed source only;
raw SYS_AON source remains unimplemented.



```
SYS-007: SOURCE SUPERVISION / U11, R32-R34, C67-C71
Vtrip=Vref*(1+R32/R33)+Isense*R32
Nominal=0.405*(1+732k/100k)=3.369600V.
Vref +/-%, Isense +/-%, A25nA; each R +/-1%, 25ppm/C, 100C.
Corner trip=3.263705831, 3.746597632V.
C68: (732k|100k)*Isense=87.980785ns (nominal).
C69-C71: 3x100nA COG; initial/temp=284.145, 316.827nF.
CT delay=300/175+0.0005=1.714786s nominal.
0.6*(284.145/175+0.0005)=0.974511s MODEL not guarantee.
Require qualification reset hold >=90s >650ms KILL blank +10ms.
R33: ENhigh>=2.7-3uA*(100k/1.01*1.01)=2.393970V.
ENlow<=0.4V; TPS63802 thresholds 1.13V rise/0.97V fall.
No additional exposed button; fault latch/clear catch still needed.
Full math, Python and qualification: ./design/system_power_design.md SYS-007.
```

