




RA8P1 E-READER


Development draft – not for fabrication.
Requirements: design/ereader_requirements.md
Tracking: GitHub epic #821.




DRAFT: Existing processor units retained. Signal allocation and clocks/debug wiring are not yet complete.










```
RADIO-016: SPI0_EN = C6_EN AND RADIO_PWR_EN
R9 bounds: 9.801k-10.201k (1%, 100ppm/K, 100K).
Ihigh = 3.6/9801 + 12uA = 0.3739309mA.
3V test-point margins: 2.4-1.92=0.48V high;
0.89-0.45=0.44V low. Full-rail sequencing OPEN.
12uA/node allocation includes U8; other loads unqualified.
Calculations: ./design/radio_interface.md#radio-016-spi-output-enable-arbitration
```


```

RADIO-012: C52 / U6 reset-release delay
C52 = 1nF +/-5% NP0, CT to GND (not VIN).
At 100 C excursion, +/-30 ppm/C: 947.15ns,1053.15 pF.
tnom = 1nF*1.23V/1.15uA + 25us = 1.094565 ms.
Allocate +/-10nA external CT leakage: start discharged.
tchg_min = 947.15pF*1.7V/1.36uA = 1.207136ms
tchg_max = 1053.15pF*1.29V/0.89uA = 1526.476 us.
Charge-only screen, NOT total reset min/max limits.
C6 requires 50us stable supply and 50us reset low.
Complete reset sequencing remains open.
Math: ../design/radio_interface.md#radio-012-supervisor-reset-release-delay

```




RADIO-009: U5 isolates host and switched-radio signal domains.
C49/C50: 100 nF local bypass; TI TXU0304 section 12.1.
C50 adds 0.1 uF: fitted external radio capacitance = 10.2 uF nominal.
5 MHz budget: 100 - 11 - 11 = 78 ns remaining (5 pF test load).
SPI/OE and reset qualification remain open; timing is not closed.
Math: ../design/radio_interface.md#radio-009-spi-power-domain-isolation



```


radio=003; C46 buck bypass / TDK C3216X7R1V106K160AC
10 uF nominal, +/-10%, X7R; DC bias reduces capacitance.
C(3.3 V) = 9.69875 + (3.3-3.15)/0.85*(9.39950-9.69875)
      = 9.64418 uF; C(3.6 V) = 9.53503 uF (nf nominal).
Source curve interpolation, NOT a guaranteed minimum.
Rail: 3.0..3.6 V; source capability >= 0.5 A.
Supply and transmit transient qualification remain required.
Calculations: ../design/radio_interface.md#radio=003-buck-capacitance

```



RADIO-014: R12/R13 switched-randno sense divider
 33.2k / 20k; Susumu RG, 0.1%, 25ppm/C.
 Allocate dnt=100 C, 0.15% drift, +/-150nA total.
 $fmin/max = (1 + /- 0.001) * (1 + /- 0.0025) * (1 + /- 0.0015)$
 $= 0.99500774625 / 1.00500775375$.
 $Vtrip = Vsense * (1 + Rt/Rb) + Is * Rt$
 $Vfall >= 1.15 * 0.99 * (1 + Rtm/Rbmax) - 150nA * Rtmx$
 $= 3.004600 V$; margin above 3V only 4.600mV.
 $Vrise <= 1.15 * 1.01 * 1.00825 * (1 + Rtmx/Rbmin)$
 $+ 150nA * Rtmx = 3.139622 V$.

PWR-004 draft release headroom: 26.335mV; #846 blocks adoption.
ldiv_nom=3.3/53.2k=62.030uA; each P < 0.652mW.
MR arbitration and browntout dynamics remain open.
Math: ../design/radio_interface.md (RADIO-014); PWR-004 below.




```

RADIO-004: U4 TP522917DBVT / radio power gating
QOD tied to VOUT: Rdis = 150 ohm TYPICAL.
C45+C46+C50 = 1.1+1.0+0.1 = 10.2 uF nominal external load.
t90..t10 = (IN)*150*10.2u = 3.362 ms (ideal RC).
Not a guaranteed off-time: module C/load and VIN decay matter.
C45 = 100nF, CT = 100nF, VOUT = 1.0V, Rdis = 150 ohm required.
Reset/isolation and upstream regulator must be incomplete.
Update radio: RADIO-009; device models: RADIO-004..
Math: ../design/radio/interface.md#radio-009-spi-power-domain-isolation

```


PWR-004 DRAFT: upstream regulator / reset voltage budget
U13 LTC3119IUFDPBF: PWM tied to private VCC_U13.
R41/R42=33k/10k, 0.1%, 25ppm/C; delta τ =100C.
Vout-Vfb(1+Rf/Rb)+Ib*Rt: allocate +/-100mA.
Static screen: 3.3V, 3.3A, 3.3V, 3.3A, 3.3V, 3.3A, +/-75mV dynamics.
Proposed full envelope: 3.253456~3.584411V.
Radio low: 3.253456~-0.5A*0.175ohm=3.165956V.
Above RADIO~0.14 rising screen: 2.635mV remains.
MCU reset release headroom: 59.505mV.
These budgets are conservative and do not guarantee wanted waveforms.
Proposal NOT ADOPTED: SDRAM logic-high coefficient #846.
Full calculations: ./design/main_regulator_ltc3119.md PWR-004.



```

RADIO=010: R9/R10 idle-state bias, 10k 1%
Rmin=10k = 10k*(1 +/- 1%)*(1 +/- 1%) = 9801/10201 ohm.
I2 uA adverse leakage is an ALLOCATION, not measured.
R9: Vlow = 12u*10201 = 0.122412 V.
I1 VT - = 0.17 V at the 1.1 V equal-rail test point.
R10 @ 33 V: VCS >= 3.177588 V > VIH 2.475 V (25 C).
R9 enabled current = 3.3/10k = 0.330 mA.
R10 draws similar current only while CS is low.
OE arbitration, all-state leakage and timing remain open.
Math: ../design/radio_interface.m#RADIO=010--idle-state-bias


```



RADIO-005: C47 / U4 VIN load bypass
 10 uF nominal, +10%, 35 V X7R: same exact TDK part as C46.
 $C(3.3 \text{ V}) = 9.69875 + (3.3 - 3.15) / 0.85^2 (9.39950 - 9.69875)$
 $= 9.64418 \text{ uF}$ nominal: Not a guaranteed minimum.
 Droop = $\text{integral}(\text{load} - \text{source}) dt / \text{Ceff} + \text{ESR/ESL effects}$.
 TI section 11: 1 uF usually sufficient; slow sources may need more.
 C45 is upstream: exclude it from C45+C46 output-discharge math.
 Regulator/transient qualification required; no source flag added.
 Calculations: `./design/radio_interface.mdf` RADIO-005-input-bypass

RADIO-006: R7/R8 / active-high enable, default OFF
 R7 series = R8 pulldown = 10k 1%; +/-2% resistance envelope.
 TS529217 ON: low <=0.35 V; high >=1.0 V.
 Applicable range: <= 10 uA and host VOL<=0.5 V, VOH>=2.5 V.
 Rparallel <=5.1k; divider fraction = 0.49..0.51.
 Vlow <=0.5*0.51+10u*5.1k = 0.306 V <0.35 V.
 Vhigh >=2.5*0.49-10u*5.1k = 1.174 V >1.0 V.
 Hi-Z range: 10u/10.2k = 0.102 V: disable host pull-up.
 Host pin, all power states, leakage and timing need qualification.
 Full math: ../design/radio_interface.md#radio-006-enable-divisor

```
RADIO-013: R11 / C6_EN reset pull-up
10k 1k, 100ppm/C; delta1=100 C allocation.
Rmin/max=10k*(1 + 1/√12)* (1 + 1/√12)=9801/10201 ohm.
Allocate 4~12uA total*device number leakage.
Isink <=3.6/9801=0.2uA, Iavg=0.7931mA <0.4mA.
Vle VOL<0.25V at 0.4mA, VDD<=1.5V.
At C6 table point 3.3V, 25 C.
VEN>=3.3-12uA/10201=3.177588V >2.475V VIH.
VIL=0.825V; low margin=0.825-0.25=0.575V.
Pmax=3.6/2/9801=1.3225mW.
Mbr arbitration power, latencies and timing remain open.
Math: ~./design/radio_interface_md (RADIO-013)
```



RADIO-015: U7 Schmitt-input reset arbitration
 IN1=GND; Y = MCU_RESET_N AND RADIO_RESET_REQ_N.
 Either low asserts U6 MR; CS3 = 100nF MCU reset bypass.
 R14: $R_{min}/max=10k*(1+/-1\%)*(1+/-1\%)=9801/10201\text{ ohm}$.
 12uA adverse-current ALLOCATION: Vlow <= 0.122424 V.
 At U7 3V test point: V7_min-Vlow = 0.717588 V.
 At 3.6V, R14 <= 0.367309 mA; R14 <= 1.32234 mA.
 If I/U7out<=100uA; MR low high margin >= 0.65/0.8V
 on shared 3.0-3.6V MR load load must not exceed or be verified.
 Reset hierarchy connected: full-rail thresholds/sequencing open.
 Math: ../design/radio_interface.md#radio-015—reset-request—arbitration

RADIO-007; C48 / CT slew-rate control, TDK C1608NP01H102J080AA
 1nF +/-5%, 50 V NPO; CT-to-VIN, NOT CT-to-GND.
 TI 3.6 V / 25 C TYPICAL value, not guaranteed at 3.3 V:
 Slew = 1900/1000 = 1.9 mV/us; TON = 3.8*1000 = 3.8 ms.
 (TI-0.90%) = 1.6*1000 = 1.6 ms (TI test load).
 C45+C46+C50 = 10.2 uF: Icap = C*dv/dt = 19.38 mA.
 Open-CT comparison: 10*2u4mV/us = 40 uA (typical).
 Total inrush adds 10 uA module C-load and 10 uA (typical) rail parts.
 Not a current limiter or reset delay; startup qualification required.
 Timing model: RADIO-007; updated load: RADIO-009.
 Full math: ../design/radio_interface.md#radio-009-spi-power-domain-isolation

```
RADIO-017: R15/R16/47 boot/debug strap pull-ups to switched radio rail.
Flash boot: GP109-1. Download: GP108-1, GP109-0; service pads TP3 (RADIO-018).
GP105-1 selects USB JTAG with applicable eFuses; retain straps >=3ms after EN rises.
Rmin/max(10k*(4/-)/1%)*(1+/-100ppm/K*100K)=9801/10201 ohm.
At 3.3V: Vhigh=3.3-12uA/10201=3.177588V; VIH=2.475V; Pmin=0.702588W.
External low-state current<=3.6/9801=0.367309mA each; X=1.323234mW each.
12uA total/node is an allocation. Internal pull-up sink current and full-state timing OPEN.
Make: ../design/radio_interface.md#RADIO-017-boot-and-debug-strap-bias
```

```


RADIO-018: TP3 internal C6 BOOT service pads; no fitted switch.
Fixtue shots pad 1 (GP109) to pad 2 (GND); GP108 must be high.
Hold GP109 low before C6_EN rises and >=3ms after C6_EN rises.
R16 external current <=3.6/9801<0.367309mA; add internal pull-up.
Fixtue ALLOCATION: total sink <=1mA and path <=1ohm => Vlow<=1mV.
At 3.3V: low margin=0.25*3.3-0.001=0.824V (screen only).
Host-independent radio power/reset arbitration remains to be connected.
Math: ../design/radio_interface.md#radio-018-internal-boot-service-pads

```

Incomplete electrical design – not for manufacture


Sheet: /ESP32-C6 radio/
File: radio_esp32.kicad_sch

Title: ESP32-C6 radio		
Size: A3	Date: 2026-09-05	Rev: DRAFT
KiCad E.D.A. 10.0.5	Id: 6/12	



BTN-003: POWER-KEY INPUT / R18, R19, C56, SW1
R18=10k; R19=1k; C56=100nF. SYS_AON screen=3.0..4.6V.
R bounds: nominal*(0.99*0.99)..nominal*(1.01*1.01).
At PB=0.6V: Isource<=(4.6-0.6)/9801 + 15uA + 12uA
<435.13uA; Isink=0.6/(1020.1+0.5)>587.88uA.
Thus the closed switch pulls PB below its 0.6V falling threshold.
Min contact current=3/(1020.1+1020.1+0.5)-12uA>255.34uA.
Open contact>=2.87748V; SW1 minimum rating=10uA at 2V.
C56 discharge peak<=4.6/980.1<4.694mA < SW1 50mA rating.
12uA is a leakage ALLOCATION; ESD/transient validation required.
Full derivation + Python: ../design/single_button_power.md BTN-003/005/010.


BTN-004: HARDWARE FORCED-OFF TIMING / C57
C57=1uF; TDK C2012X7R1E105K125AB, 25V X7R +/-10%.
C[uF]=1.56e-4*(t_added[ms]-1).
t_force,nom=64ms + 1ms + 1/1.56e-4=6475.256ms (6.48s).
C tolerance/temp only: 1*0.90*0.85=0.765uF;
1*1.10*1.15=1.265uF -> 4.969..8.174s using NOMINAL IC equation.
Not guaranteed timing: excludes IC spread, DC bias, aging, leakage.
ONT intentionally open: internal turn-on debounce=26..41ms.
Release the initial ON press; after forced off, release then press again.
Full calculation + Python: ../design/single_button_power.md BTN-004/005.



SYS-007 / PWR-004: SHUTDOWN / U12, Q1-Q3, R35-R40, R70-R71
POWER_OFF_H=NOT(MAIN_PWR_EN); held-domain VCC=2.7..4.6V.
Each gate branch: 1k series / 1M pulldown; 1% + 100ppm/C, 100C.
4-gate peak<=4*4.6/(1000*0.99^2)=18.773595mA <50mA.
Includes future USB-clear; static<=22.773595uA <100uA.
VGSmin=(2.6-1020.1*1uA)/(1+1020.1/980100)=2.596278V.
1uA per gate/board leakage is a qualification allocation.
RUN/KILL/discharge/USB-clear FET drains remain separate.
R39||R40 + Q2: Rmax=22*1.01^2/2+0.2=11.4211ohm.
Key-filter return allocation Ir=1.5mA; R=Rmax.
Total=10ms+R*C*ln((3.6-Ir*R)/(0.3-Ir*R)).
At 850uF: 34.647839ms; at 1mF: 38.997458ms <46.589403ms.
Each 22R: P<=3.6^2/(22*0.99^2)=0.601052W; 1W at 70C.
Qualify 0.2ohm FET, 10ms TOTAL response, derating and backfeed.
Gate/transient charge shares the existing 1uC reserve.
VBATT firmware/option invariant remains unimplemented; #846 unresolved.
Sources/Python: ../design/system_power_design.md SYS-007;
../design/main_regulator_ltc3119.md PWR-004.


INCOMPLETE POWER CONTROL - NOT FOR FABRICATION
PB, INT, KILL, held supply and source supervisor are connected.
U12/Q1/Q2 provide fault KILL clamp and main-rail discharge.
MAIN_PWR_EN feeds raw U16; held Q3 separately clamps U13 RUN.
SYS_AON source and USB permission-latch clear remain to be built.
Power-control operation is not yet complete or qualified.
Current converter/control draft: ../design/main_regulator_ltc3119.md PWR-004.
Rail adoption is blocked by SDRAM logic-high conflict #846.

ERC supply path: U10 VOUT through R31.
PWR_FLAG declares that series-fed source only;
raw SYS_AON source remains unimplemented.




SYS-007 / PWR-004: HELD SUPPLY / U10, R31, C62-C66
C63-C66: 4 x 100uF/10V; Cmin=400uF*0.9^3=291.6uF.
VIN=raw SYS; VOUT->R31->reservoir; CE senses reservoir.
Icontrol<=1.125mA incl 500uA bank leakage allocation.
Pre-trip reverse: 80mV/98.01ohm<0.817mA. Itotal=1.942mA.
Vinitial=3.263705831-max(0.250,0.001125*102.24)
=3.013705831V (threshold OR resistive-drop limit).
t_hold=[291.6uF*(3.013705831-2.7)V-1uC]/1.942mA
=46.589403ms >38.997458ms shutdown at 1mF.
Key-return-aware hold margin=7.591945ms at 1mF.
1uC covers initial undershoot + reverse/gate transitions.
Qualify VIN=0..4.6V, slow/floating-source collapse and load.
R31 short: 4.6^2/98.01<0.216W; 1W nominal rating.
Control only: no MCU/audio/display loads on AON_HOLD.
Separate unadopted eFuse extra load is not included.
Sources/Python: ../design/system_power_design.md SYS-007;
../design/main_regulator_ltc3119.md PWR-004.

SYS-007 / PWR-004: SOURCE SUPERVISION / U11, R32-R34, C67-C71
Vtrip=Vref*(1+R32/R33)+Isense*R32.
Nominal=0.405*(1+732k/100k)=3.369600V.
Vref +/-2%, Isense +/-25nA; each R +/-0.1%, 25ppm/C, 100C.
Corner trip=3.263705831..3.476597632V.
C68: tau=(732k||100k)*1n=87.980769us (nominal).
C69-C71: 3x100n C0G; initial/temp=284.145..316.827nF.
CT delay=300/175+0.0005=1.714786s nominal.
0.6*(284.145/175+0.0005)=0.974511s MODEL, not guarantee.
Require qualified reset hold >=0.90s >650ms KILL blank +10ms.
R34=110k; ENhigh>=2.7-3.8uA*110k*1.01^2=2.273598V.
POR sink=(1.3-0.2)/(110k*0.99^2)+3.8uA=14.003041uA.
MAIN_PWR_EN drives raw U16 buffer, not LTC3119 RUN directly.
Held U12 drives KILL/discharge/Q3 RUN clamp; USB-clear still needed.
RUN network and correlated raw/held threshold screen: PWR-004.
Sources/Python: ../design/system_power_design.md SYS-007;
../design/main_regulator_ltc3119.md PWR-004. Rail adoption blocked by #846.





MAIN DIGITAL SUPPLY: LTC3119 DRAFT / PWR-004
 RUN buffer and held shutdown clamp connected.
 3.4185V proposal NOT ADOPTED: SDRAM logic margin fails (#846).
 Source protection and whole-product verification remain incomplete.
 NOT FOR POWER-UP OR FABRICATION.



```

PWR-LOW=RUN CONTROL: U16/C101, R68-Y71, Q3; R34=110k
U16 VCC=raw SYS_AON: A=MAIN_PWR_EN; Y>R68 1k to Y31 RUN.
R69=68k RUN-to-GND. Q3 drain=RUN after R68; source=GND.
Q3 gate=POWER_OFF_H via R70 1k; R71=1M gate-to-GND.
RUN/KILL/discharge/USB-clear drains remain separate.
Resistor screen: rmin=0.992; rmax=1.012.
MAIN_PWR_EN adverse leakage allocation=3.8uA.
POR sink=(1.3-0.2)/(110k*rmin)+3.8uA
=14.003041uA <15uA test condition.
Enhigh at 12.7V=2.7-3.8uA/110k=2.73598V.
At raw 3.263705851V, held drop<=0.250V: Enhigh=2.587304V.
Correlate raw/held states with buffer thresholds; interpolation is a screen.
RUNHigh=(3.2-0.1-1uA*1k*rmax)/(1+1k*rmax/(68k*rmin))
=3.052262V.
RUNLow<=0.1+1uA*1k*rmax=0.101020V.
Buffer DC load<=4.6/(68k*rmin)+1uA=70.021uA <100uA.
At raw=0: RUN<=(2uA Ioff+1uA allocation)*68k*rmax=0.208100V.
This endpoint does not cover undefined buffer behavior below 1.65V.
Held Q3 clamp supplies shutdown during raw collapse.

Four gate branches include the future USB-clear branch:
Ipeak<=4.6/(1k*rmin)=18.773595mA <50mA absolute limit.
Idc<=4.6/(1M*rmin)+1uA=22.773595uA <100uA.
VGSmin=(2.6-1uA*1k*rmax)/(1+1k*rmax/(1M*rmin))
=2.596278V.
With installed FET R<=0.2ohm: RUN<=4.6*0.2/(1k*rmin+0.2)
=0.938488mV.
Held current spare=1125-500-500-4=773595=98.226405uA.
1uA leakage and 0.2ohm are qualification allocations, not hot guarantees.
Retain shared 10m total response and 1uC transition reserve.
Separate proposed eFuse MR/FLT load is NOT included.
Saved draft only: #846 rail/SDRAM conflict remains unresolved.
Full sources, assumptions and Python: ./design/main_regulator_ltc3119.d

```

PWR-004; U5FD0 AND COMPENSATION
U13 L2C3191JUPDFBPF; fixed PUMP; MPPC disabled via VCC.
R41=33k; R42=10k; each 0.1%, 25ppm/°C.
 $V_{nom} = 0.795 \cdot (1 + 33k/10k) = 3.418500V$.
For 100C resistor excursion:
 $f_{Lo} = 0.999 \cdot 0.9975 = 0.9965025$; $f_{Hi} = 1.001 \cdot 1.0025 = 1.0035025$.
 $V_{Lo} = 0.779 \cdot (1 + 33k \cdot f_{Lo} / (10k \cdot f_{Hi})) = 100nA \cdot 33k \cdot f_{Hi}$
 $= 3.328456349V$.
 $V_{Hi} = 0.811 \cdot (1 + 33k \cdot f_{Hi} / (10k \cdot f_{Lo})) + 100nA \cdot 33k \cdot f_{Hi}$
 $= 3.509411411V$.
100nA is total average FB-current allocation, not a hot guarantee.
Total remaining regulation/routing/ripple/transient allowance $\approx +/ - 75mV$.
Full acceptance envelope = 3.253456349... 3.584411411V.
MCU release margin = 3.253456349... 3.193951250 = 59.505099mV.
Radio margin = 3.253456349... 0.0875 = 3.139621574 = 26.334775mV.
3.6V ceiling margin = 3.6 - 3.584411411 = 15.588589mV.
These are acceptance budgets, not measured or guaranteed waveforms.

L2=3.3uH $\pm$ 20%; qualify installed 2.44uH and hot current.
R66=162k; $f=100MHz / (8 \cdot 1.2 \cdot 162) = 494.071kHz$.
Resistor-only corners=484.713, 503.699kHz; silicon variation extra.
R66=2.2k, SER=with C98=+7nF CQC from 12V to GND.
Reduced models: fcs=1.417, 9.966kHz; $PW_M = \pm 51.167deg$.
Maximum modeled 0.5A-step excursion=66.112mV.
Model omits distributed PDN, parasitics, delay and saturation.
Installed loop-gain, startup, thermal and transient tests REQUIRED.

Full equations, primary sources and executable Python:
 ../design/main_regulator_ltc3119.md PWR-004.


PWR-004 DRAFT: LOAD, CAPACITANCE AND SHUTDOWN LIMITS
Main allocation=0.750 MCU+0.500 radio+0.250 SDRAM
+0.250 NDR+0.050 logic+1.800A (not measured maxima).
Audio, SD card, display and USB are separate supplies.
At full Vhi: 3.584411411V, Vin=3.2V and ASSUMED eta=0.75:
Pout=Vhi*I=8.6, 4.5194194W; Pin=Pout/eta=8.6/0.602587W.
lin=Pin/Vin=0.2688309A; total stage loss=Pin-Pout=2.150647W.
2.25A cold-load allocation; Pin=10.753234W; lin=3.360386A.
3A temporary reserve; Pin=14.337646W; lin=4.480514A.
3A is NOT a qualified continuous rating or source permission.
Radio OFF at full load; 1.88A reference subtotal excludes extra charging.
Quality actual loaded start/ramp, current limit and hot enclosed losses.

Cold storage=147.21u direct+10u C43/FB1+300u C99/C100=457.21uF.
Key filters add 0.4uF through resistors, not parallel loop capacitance.
Partial lower C=10.21uF^{0.9}*0.85^{0.6}+47u^{0.8}+300u^{0.8}*0.8^{0.8}
=280.18639uF; residual factors are ALLOCATIONS, not guarantees.
Quality 250..850uF loop window; total shutdown storage <=1mF.
C97 internal VCC and input/bootstrapper bypasses are NOT main-output C.
C99/C100 initial leakage allowance=2*94.5uA=189uA.

SYN->0000: 13.6x=11.4211hpm; key->return allowance l=1.5mA.
 trail=Redis* $C \ln(0.3 - l \cdot \text{Redis}) / (0.3 - l \cdot \text{Redis}) + 10\text{ms}$.
 at 850F: 34.647839ms; at 1mF: 38.997458ms.
 existing held-budget screen: 66.589403ms; validate all rail/interface tails.
 VBAT: 0.0000 to 0.0000; no rail release; no railization/option contract.
 Enabled-VBAT 1ms/V rail requirement FAILS the retained-load screen.
 Required firmware/option invariant is NOT implemented; see linked record.
 RUN buffer and held clamp connected: source protection NOT implemented.
 VBAT: 0.0000 blocked by SDRM; no rail release; no railization/option contract.
 No power-up or fabrication release at this checkpoint.

Full sources, assumptions and executable Python:
 ../design/main_regulator_ltc3119.md PWR-004; SYS-007/009 interfaces.

64 MiB SDRAM | ISSI IS42S32160F-7TLI
Signal and reset—default circuits | CMS-010.
Startup, SI/timing and hardware qualification remain open.



CMS-010 | SDRAM power and bypass
VDD and VDDQ share +3V3_MCU (3.0 to 3.6 V).
C76-C79: 4 x 100 nF for the four VDD pins.
C80-C87: 8 x 100 nF for the eight VDDQ pins.
C88: 10 uF local bulk; Cnom = 12 x 0.1 + 10 = 11.2 uF.
Included in the PWR-003 1 mF whole-rail limit.
Effective C, placement and PDN impedance require qualification.

CMS-010 | R44-R53: 10k reset defaults
Rail 3.0..3.6V: +/-1%, 100ppm/C. |dT|<=100C.
Rmin=10k*0.99*0.99=9801 ohm.
Rmax=10k*1.01*1.01=10201 ohm.
Ioff=5uA SDRAM+1uA MCU+1uA board=7uA.
VHIGHmin=3.0-7uA*10201=2.928593V (>2.0V VIH).
Board leakage and temperature screen require qualification.

CMS-010 | Pull load and power states
Sink leakage: 5uA SDRAM+1uA board=6uA.
Isink=3.6/9801+6uA=0.373309mA (<0.374mA).
Pmax=3.6^2/9801=1.322314mW per pull.
All ten LOW: 10*3.6/9801=3.673095mA rail:
10*3.6^2/9801=13.223140mW resistor heat.
Reserve 4mA within the 250mA SDRAM allocation.
CKE/DQM and CS_N default HIGH; CLK HIGH is not a clock.
Switched-rail pulls; self-refresh actively holds CKE LOW.
Startup, dynamic I/O, SI and shutdown qualification OPEN.

Sheet: /64 MiB SDRAM/
File: sdram.kicad_sch

Title: RA8P1 E-reader - 64 MiB SDRAM


Size: A3


Date: 2026-09-08

Rev: 0.3 DRAFT

KiCad E.D.A. 10.0.5

Id: 10/12





Sheet: /microSD removable storage/
File: microsd.kicad_sch

Size: A3	Date: 2026-09-08	Rev: 0.3 DRAFT
KiCad E.D.A. 10.0.5		Id: 12/12