




Development draft – not for fabrication.
Requirements: design/ereader_requirements.md
Tracking: GitHub epic #821.


Requirements: design/ereader_requirements.md
Tracking: Github #831










I/O DECOUPLING – 100 nF AT EACH NUMBERED VCC / VSS PAIR



CMS-013: +20mA steady CSI branch planning allocation
 4.1mA PHY + 1.989593mA bleed + 13mA allocated GND
 + 0.102mA SET + 0.100mA auxiliary = 19.291593mA.
 13mA is an engineering envelope, not an interpolated guarantee.
 Auxiliary allowance requires verification: startup/inrush excluded.
 AVCC/MPI remains within existing MCU allocation.
 Main subunit: 2.075 + 0.020 = 2.095A; full system budget pending.
 At 2.0496V, 3.2V input, 1.25W average, 75% efficiency:
 input 2.961817158A; converter loss = 3.3694535727W.
 Source, current and thermal acceptance remain open.
 Sources, conditions and Python: design/camera_storage/interfaces.md.


8





```


RST-002: U2 TPS3890U1DSET; R67=33k, R74=20k, R75=10k, C95=10n.
Sense resistors:  $R_{100} = 0.05\Omega$ ,  $R_{101} = 0.1\Omega$ ,  $R_{102} = 100\Omega$ , allocated + /- 0.15% assembly/aging.
Kilo = 1000's, 99's, 998's, 999's, 999.9, 999.92, 999.925;  $E = 1.0005$ ,  $E = 1.00055$ ,  $E = 1.000555$ ,  $E = 1.0005555$ .
Mega = 1,433,000"fh" (20,000"fh"),  $E = 1.33000$ "fh" (20,000"fh"),  $E = 150nA$  330,000"fh.
Vfall=1.15*99"Klo-E, 1.15*1.01"Kh+E = 3.000827272, 3.094473285V.
Vrise=1.157*99"Klo-E, 1.157*1.01"Kh+E = 3.019118885, 3.13278988V.
Main release margin=3.151819680-3.13278988=38.540692mV; no double hysteresis.
C95: 10n COG + /- .5%, 30ppm/C over 100C; allocate + /- 10nA external CT leakage.
tcharge,min=10n*95.997*1.17/(1.35uA=10n)=14.842765ms > 2.4ms RES minimum.
tcharge,max=10n*1.05*1.003*1.29/(90u-10n)=15.264758ms; NOT total-delay max.
R75 MR pull-up: R=9801, 10201ohm; allocate + /- 50uA total adverse MR current.
MR high margin=3.3*1.51819680-50uA/10201=4.35459504V; sink <=.39619439mA.
Conditional DC/startup design, not fast-collapse or SDRAM-quiescence proof.
Full derivation, assumptions, sourcing and Python: design/reset_coordination_tps3890.md.

```






ERC supply path: U10 VOUT through R31.
PWR_FLAG declares that series-fed source only;
raw SYS_AON source remains unimplemented.




```

SYS=007 / PWR=0006: SOURCE SUPERVISION / U11, R32-R34, C67-C71
Vtrips=Vref*(1+R32/R33)+Isense*R32.
Nominal=0.405*(1+732k/100k)=3.369600V.
Vref +/-%2, Isense +/-%25nA; each R +/-%0.1, 25ppm/C, 100C.
Corner trips=3.263705831...3.476597632V.
C68: tau=(732k|100k)*1n=807.980769ns (nominal).
C69-C71: 3x100n COG; initial/temp=284.145, 316.827nF.
CT delay=300ms*1.174+0.0005=1.714786ms nominal.
0.6*(284.145/175+0.0005)=0.974511ms MODEL, not guarantee.
Require qualified reset hold >=0.90s >650ms KILL blank +10ms.
R34=110k; ENhigh>=2.7-3.8uA*110k*1012=2.273559V.
P0.0 sink (1.0-2.0)uA*110k*1012=3.8uA*14.000n=53.24mV.
MAIN_PWR_EN_driver=1.75uA buffer; Q3 clamps TP563806 EN.
Held U12 also drives KILL/discharge: USB-clear still needed.
Current EN network and rail calculations: PWR=006.
Sources/Python: design/system_power_design.md SYS=007:
design/main_regulator_tps63806.md PWR=006. Reset coordination: #846.

```





CMS-009 – FOUR INDEPENDENT PAGE / VOLUME KEYS
SW2..SW5; R23..R26=1k; R27..R30=10k; C58..C61=100n.
D2..D5: ESD441DPYR, IO1 / GND2, before series resistors.
VCC=+3V3_MCU; 3.0..3.6V screening envelope.
Resistors: +/-1%, plus +/-100ppm/C over 100C.
RPU=10k*(0.99^2..1.01^2)=9801..10201 ohm.
RS=1k*(0.99^2..1.01^2)=9801..10201 ohm.
Contact <=0.5 ohm; adverse leakage allocation=2.2uA/key:
1uA MCU +0.1uA TVS +0.1uA capacitor +1uA board.
Capacitor and board leakage terms are design allowances.

$VLOW=(VCC/RPU+Ileak)/(1/RPU+1/(RS+Rcontact))$.
Worst screened VLOW<0.342V; correlated VIL margin>0.315V.
VHIGH>=3-2.2uA*10201=2.9775578V; VIH margin>0.57755V.
Icontact>=3/(10201+1020.6)-2.2uA >265.14uA.
Open contact>2.97745V; switch minimum load=10uA at 2V.
Peak capacitor discharge<3.6/980.1=3.674mA (<50mA).
Four keys held: 4*(3.6/(9801+980.1))+2.2uA<1.345mA.

Full derivation, corner enumeration and verified Python:
../design/camera_storage_interfaces.md CMS-009.


CMS-009 – FILTER TIMING AND BUTTON BEHAVIOR
C58..C61: TDK C1608X7R1H104K080AA, 100nF, X7R, 50V.
Tolerance / temperature-only capacitance bounds:
Cmin=100n*0.90*0.85=76.5nF; Cmax=100n*1.10*1.15=126.5nF.
DC bias and aging excluded; qualify effective capacitance.

Nominal tau_assert=(10k||1k)*100n=0.090909ms.
t_assert=-tau_assert*ln[(0.2-1/11)/(1-1/11)]=0.193ms.
t_release=-10k*100n*ln[(1-0.8)/(1-1/11)]=1.514ms.
RC filters noise; it does NOT provide complete debounce.
Require 20ms continuously stable state; switch bounce<=10ms.
IRQ starts wake/debounce, not an immediate page/volume action.

Opposing page or volume keys cancel their associated action.
Ignore boot-held ordinary actions until release; no auto-repeat
from a stuck key. Disable MCU internal pulls.
In hard-off, these four keys cannot start power.
The separate POWER switch controls hardware start/forced-off.
ESD441 is not a 3.3V clamp; residual MCU voltage, series
resistor pulse stress and ESD current return need physical tests.

Full corner calculations, Python and wake-register contract:
../design/camera_storage_interfaces.md CMS-009.

MAIN DIGITAL SUPPLY: TPS63806 / PWR-006
3.272277 V nominal; forced PWM; held shutdown clamp.
Divider and bypass calculations: design/main_regulator_tps63806.md
Reset coordination (#846), source protection and qualification remain open.
DEVELOPMENT SCHEMATIC – NOT FOR POWER-UP OR FABRICATION.



```

PWR-006 / HLD ENABLE AND SHUTDOWN CLAMP
U10 buffers MAIN_PWR_EN; Q3 independently clamps EN during raw collapse.
RUN_U13 is the preserved control net; U13 pin A1 is now EN.
EN VIH>=1.2V; VIL<=0.4V. MODE tied to VIN selects forced PWM.
=0.99+0.99~0.9801; b=1.01*1.01~1.0201 resistor factors.
= (3.2~0.1~1.2uA)*1k*b/(1.0201*68k)*a
= 3.052060850uA/V. Included in allocated; 0.15 off leakage.
U16 high load<=4.6/(68k)*1.2uA=70.220568uA <100uA.
ENlow=0.1+0.2uA*1k*b=0.100204020V <0.4V.
At zero raw: EN<=(2uA+1uA)*68k*b=0.208100400V.
Zero+raw-screen uses U16 loff; not the intervening undefined region.
Held Q3: EN<=(4.6/(1k*a)+1uA)/(1/(1k*a)+1/0.2ohm)
=0.98608uA/V <0.4V; ignores held.
T10.2uA EN leakage applies only under its powered test conditions.
RetainU1A adverse EN allocation for absent/collapsing raw.
Q3 installed low leakage and0.2ohm Rn are acceptance allocations.

```

Four 4h1dk/1M gate branches, including reserved USB-clear:
 $I_{peak} \leftarrow 4 \cdot 4 \cdot 6 \cdot (1k^*)a = 18.773595Ma$ (not continuous rating).
 $I_{steady} \leftarrow 4 \cdot 4 \cdot 6 \cdot (1M^*)a = 1Ua = 22.773595Ma$.
 $VGS \leftarrow (2.7 - 0.1 - 1 \cdot 1Ua \cdot 1k^*)b + (1 + 1k^*) \cdot (1M)a = 2.596278V$.
Held current spare = $1125 - 500 - 500 - 4 - 22.773595 = 98.226405uA$.
500uA terms: reservoir leakage and non-rail inverter-input allocation.
Retaining transistor charge and non-rail inverter-input allocation.
 $R34 \leftarrow 10k$, POR sink $\leftarrow (3 - 0.2) / (110k^*) = 3.8uA \leftarrow 14.00304uA$.
Keep RUM, LK1, discharge and future USB-clear drains separate.
Source protection and reset redesign remain open; no power-up approval.
Full assumptions, primary sources and Python verification: click this note.

PWR-Vom / FEEDBACK AND LOCAL PASSIVES
 $V_{nom} = 5.00 \times (1 + 5600 / (1000 + 10)) = 3.27227228 \text{ V}$
R41: 0.02%, 5ppm/C; R42: 0.01%, 2ppm/C; R66: 1%, 200ppm/C.
Installed boards: initial "TCR(1000)C"aging"assembly, then ohms.
 $R41 = 5600 \times (1 + (-0.0002)) \times (1 + (-0.0005)) \times (1 + (-0.001))$
 $\times (1 + (-0.0005)) \div (-0.02) = 5587.6629237, 5612.349243 \text{ ohm}$
 $R42 = 1000 \times (1 + (-0.0001)) \times (1 + (-0.0002)) \times (1 + (-0.001))$
 $\times (1 + (-0.0005)) \div (-0.01) = 998.190970, 1001.810970 \text{ ohm}$
 $R66 = 10 \times (1 + (-0.01)) \times (1 + (-0.02)) \times (1 + (-0.01)) \div (-0.05)$
 $= 9.954980, 10.455020 \text{ ohm}$ one combined aging/assembly 1%.
 $V_{in} = 5.00 \times (1 + 141680 / (R41 \times R42 \times R66)) = 5.00 \times (1 + 141680 / 1000000000)$
 $V_{in} = 5.005 \times (1 + 141680 / (R42 \times R66)) = 5.005 \times (1 + 141680 / 1000000000)$
 $V_{static} = 3.226819680, 3.318012496 \text{ V (FPWM only)}$
One combined + / -75mV regulation/ripple/transient/routing allowance:
 $V_{complete} = 3.151819680, 3.393012496 \text{ V}$: qualification required.
SDRAM static VOH margin = $2.4 - 0.73 = 3.93012496 \text{ V} = 2.4891253 \text{ mV}$.
This is not measured S/I/noise headroom or reset qualification.


12: 470nH γ - γ -X; catalog spread alone is insufficient
Screen Incomog.0.412.0.518uH; allocated operating γ -10%
=>0.3708n.0.5698uH versus 10.37...0.57uH. Quality hot/current.
C74/C75/C94: $3.22uF \times 0.8^*0.85^*0.6=26.928uF \times T121uF$.
C96: $22uF \times 0.8^*0.85^*0.6=8.976uF \times T14uF$ input minimum.
0.6 is allocated combined bias/aging retention. NO guaranteed.
Sample typical retention - bias - aging at 33...0.91245544.
Input bias: aging, mounted impedance and startup need verification.
All parameters, sources and executable Python: click this note.

PWR-006 / LDA, STORAGE AND SHUTDOWN
Allocation: 1.8A operating; 2.25A cold start screen, not measured load.
Pwr: 3.393012496e+1, 8=6.107424332
Thermal resistance = 1.5 allocated 75% efficiency: Pin=84.93229991W; Iin@3.2V=2.544759372A
Losses = 2.5807876W; thetaJA is an adiabatic continuous thermal result.
Junction efficiency: loss=0.678602499W.
T90°C=70C+78.8C/0.678602499W=123.474C.
2.5 board theta-JA is not final PCB thermal resistance.
Pin=84.933012496e+1, 8=6.107424332
Converter limit, source limit, thermal and thermal envelope need validation.

Native storage inventory (nominal, not effective minimum):
 Direct main469.21uF + C43 through FB1 10uF + key filters0.4uF
 =479.61uF cold; radio-on add0.2uF =>489.81uF.
 C99/C100 remain150uF each. C94 adds22uF to the output.
 Old bootstrap/private VCC/VF capacitors were not main-rail storage.
 Whole-main ceiling remains1mF for shutdown; no LTC stability transfer.
 Cout lower acceptance and distributed PDN/startup are separate checks.

Preserved discharge screen: Rmax11.4211ohm; key return<=1.5mA.
Vinf=1.5mA*11.4211ohm=0.01713165V.
t=1mF*11.4211ohm*(ln((3.6-Vinf)/(0.3-Vinf))+10ms
=38.997458ms to 0.3V. Below held 4.589403ms screen.
Response10ms includes command/clamp/discharge delays.
Held budget retains1uC transition charge and98.226405uA spare.
SYS_AON source protection, loaded start and fast faults remain open.
RST-002 / RADIO-019: release margin remains conditional on rail/path bounds.
Do not power up until reset coordination and source protection are complete.
Full assumptions, sources and executable Python: click this note.

64 MiB SDRAM | ISSI IS42S32160F-7TLI
Signal and reset—default circuits | CMS-010.
Startup, SI/timing and hardware qualification remain open.



CMS-010 | SDRAM power and bypass
VDD and VDDQ share +3V3_MCU (3.0 to 3.6 V).
C76-C79: 4 x 100 nF for the four VDD pins.
C80-C87: 8 x 100 nF for the eight VDDQ pins.
C88: 10 uF local bulk; Cnom = 12 x 0.1 + 10 = 11.2 uF.
Included in the PWR-003 1 mF whole-rail limit.
Effective C, placement and PDN impedance require qualification.

CMS-010 | R44-R53: 10k reset defaults
Rail 3.0..3.6V: +/-1%, 100ppm/C. |dT|<=100C.
Rmin=10k*0.99*0.99=9801 ohm.
Rmax=10k*1.01*1.01=10201 ohm.
Ioff=5uA SDRAM+1uA MCU+1uA board=7uA.
VHIGHmin=3.0-7uA*10201=2.928593V (>2.0V VIH).
Board leakage and temperature screen require qualification.

CMS-010 | Pull load and power states
Sink leakage: 5uA SDRAM+1uA board=6uA.
Isink=3.6/9801+6uA=0.373309mA (<0.374mA).
Pmax=3.6^2/9801=1.322314mW per pull.
All ten LOW: 10*3.6/9801=3.673095mA rail:
10*3.6^2/9801=13.223140mW resistor heat.
Reserve 4mA within the 250mA SDRAM allocation.
CKE/DQM and CS_N default HIGH; CLK HIGH is not a clock.
Switched-rail pulls; self-refresh actively holds CKE LOW.
Startup, dynamic I/O, SI and shutdown qualification OPEN.

Sheet: /64 MiB SDRAM/
File: sdram.kicad_sch

Title: RA8P1 E-reader - 64 MiB SDRAM


Size: A3


Date: 2026-09-08

Rev: 0.3 DRAFT

KiCad E.D.A. 10.0.6

Id: 10/13





SD-003 | PRE-MIPI SUBTOTAL / RESET FANOUT
Main=.750+.505+.250+.250+.050+.250+.020=2.075A before CMS-013.
CMS-013 adds 20mA: 2.095A (2.090A only with radio 5mA overlap).
Pre-MIPI at Vin 3.2V / assumed 75% efficiency / Vout 3.393012V:
Iin=2.933542A; converter loss=2.346834W; thermal/source OPEN.
SD adds 10.6uF main and 22.1uF switched, plus card.
RST-002: U19 adds 5uA; devices 17uA+overhead 13uA=30uA.
Reset sink=.376190mA<.4mA; high>=2.845789V.
Allocation/conditional math only; firmware and bench acceptance OPEN.

CMS-012 | MECHANICAL CARD DETECT
MP2/MP4 open without card; closed with card. Independent of card VDD.
R72=10k; 9801..10201 ohm; R73=1k; 9801..10201 ohm (1% + 100C TCR).
Screen: VCC=3.0..3.6V; ILeak=2.1uA; contact Rc=0.14 ohm (qualification assumption).
Vhigh=VCC-ILeak*(R72+R73) >=2.976435V.
Vlow=VCC*Rc/(R72+Rc)+ILeak*(R73+R72) | Rc) <=0.002194V.
Correlated 0.8/0.2 VCC logic margins >=0.576435/0.597814V.
Held contact current 291.984..369.410uA; R72 power <1.323mW.
Hirose 1mA is a resistance test, not a proven wetting minimum.
No filter capacitor. P406 input-only/pulls off; >=20ms stable debounce REQUIRED.
Wetting, ESD and fault-slew qualification OPEN; SD power/data integrated, qualification pending.
Full Python-verified calculations: CMS-012 in camera_storage_interfaces.md.

SD-001 | POWER / READY / GATES
U17 ILIM: R76=2.21k; TI row .38/.50/.62A min/typ/max.
Card+support=.270A; Vmin=3.151820-.270*(.116+.100)
=3.093500V > G30 rise screen 2.902647V; CT open 12..28ms.
FLT reports thermal/reverse, not current limiting alone.
U19 ANDs request/reset; U20 ANDs IO request/READY.
ON-low load<=3.6/70k+.1/9801+12uA=73.632uA<100uA.
Gate VOL<=.1V (VCC 1.65..5.5V) < ON VIL .35V.
Conditional DC screens; startup/collapse qualification OPEN.

SD-002 | DISCHARGE / ISOLATION
R82=330R; Rmax=330*1.01*1.02; Cisland<=40.4865uF.
Require cutoff/isolation<=10ms and total return<=20uA.
Vinf=20uA*Rmax; t=.010+Rmax*C*ln((3.6-Vinf)/(.3-Vinf))
=44.491861ms; require >=50ms before repowering.
IO request OFF; wait>=1us at valid main; then power OFF.
No reliance on QOD at zero VIN. Capacitance/return bounds
require measurement; no arbitrary-fault or data-integrity proof.


Incomplete electrical design – not for manufacture

Sheet: /microSD removable storage/
File: microsd.kicad_sch

Title: RA8P1 e-reader – microSD removable storage

Size: A3 Date: 2026-09-08
KiCad E.D.A. 10.0.6

Rev: 0.3 DRAFT
Id: 12/13



Sheet: /Pcam 5C camera/ File: camera.kicad_sch		
Title:		
Size: A3	Date:	Rev:
KiCad E.D.A. 10.0.6		Id: 13/13