DECEMBER 1972 - REVISED MARCH 1988

- Designed Specifically for High-Speed: Memory Decoders
 Data Transmission Systems
- 3 Enable Inputs to Simplify Cascading and/or Data Reception
- Schottky-Clamped for High Performance

description


These Schottky-clamped TTL MSI circuits are designed to be used in high-performance memory decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these docoders can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the Schottky-clamped system decoder is negligible.

The 'LS138, SN54S138, and SN74S138A decode one of eight lines dependent on the conditions at the three binary select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.


All of these decoder/demultiplexers feature fully buffered inputs, each of which represents only one normalized load to its driving circuit. All inputs are clamped with high-performance Schottky diodes to suppress line-ringing and to simplify system design.

The SN54LS138 and SN54S138 are characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to $125\,^{\circ}\text{C}$. The SN74LS138 and SN74S138A are characterized for operation from $0\,^{\circ}\text{C}$ to $70\,^{\circ}\text{C}$.

SN54LS138, SN54S138.... J OR W PACKAGE SN74LS138, SN74S138A.... D OR N PACKAGE (TOP VIEW)




SN54LS138, SN54S138 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

logic symbols†



[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for D, J, N, and W packages.



SN54LS138, SN54S138, SN74LS138, SN74S138A 3-LINE-TO 8-LINE DECODERS/DEMULTIPLEXERS

logic diagram and function table

'LS138, SN54S138, SN74S138A



Pin numbers shown are for D, J, N, and W packages.

'LS138, SN54138, SN74S138A **FUNCTION TABLE**

	1)	IPUT	S							~		
ENA	BLE	S	ELEC	T	ļ		(UTI	PUI	ა 		
G1	Ĝ2*	С	8	Α	YO	Y1	Y2	Υ3	Y4	Y5	Y6	Y7
Х	Н	×	×	×	Н	Н	Н	Н	Н	Н	Н	Н
L	X	х	Х	×	н	Н	Н	Н	Н	Н	Н	Н
н	L	L	L	L	L	н	Н	Н	Н	Н	Н	Н
Н	L	L	L	н	н	Ļ	Н	Н	Н	H	H	Н
Н	L	L	Н	L	н	н	L	Н	Н	Н	Н	H
н	L	L.	н	Н	н	н	н	L	Н	Н	H	Н
н	L	н	Ļ	L	Н	Н	Н	Н	L	Н	Н	Н
Н	L	H	L	н	н	Н	Н	Н	Н	Ļ	Н	H
н	L	н	Н	L	Н	Н	Н	H	Н	Н	L	Н
H	Ł	Н	Н	Н	н	Н	Н	Н	Н	Н	Н	L

 ${}^*\overline{G}2=\overline{G}2A+\overline{G}2B$ H= high level, L= low level, X= irrelevant

schematics of inputs and outputs **EQUIVALENT OF EACH EQUIVALENT OF EACH** TYPICAL OF OUTPUTS **ENABLE INPUT OF 'LS138** OF 'L\$138 SELECT INPUT OF 'LS138 -vcc Vcc -120 Ω NOM Vcc-5 kΩ NOM 20 kΩ NOM **INPUT** OUTPUT INPUT -**EQUIVALENT OF EACH** TYPICAL OF OUTPUTS INPUT OF \$N54\$138, \$N74\$138A OF SN54S138, SN74S13BA -Vcc 50 Ω NOM Vcc -2.8 kΩ NOM INPUT OUTPUT

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)			 	 		. 7 V
Input voltage						
Operating free-air temperature range:	SN54LS138,	SN54S138	 	 55	°C to	125°C
	SN74LS138,					
Storage temperature range			 	 65	°C to	150°C

NOTE 1: Voltage values are with respect to network ground terminal.

SN54LS138, SN74LS138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

recommended operating conditions

	·	Si	N54LS1:	38	S	N74LS1	38	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
∨cc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2		_	V
VIL	Low-level input voltage			0.7			0.8	٧
lOH	High-level output current			-0.4			-0.4	mA
lOL	Low-level output current			4			8	mA
TA	Operating free-air temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

CADAMETER	TEST CONDITIONS†	S	N54LS1	38	S	N74LS1	38	LINUT	
PARAMETER	TEST CONDITIONS.	MIN	TYP‡	MAX	MIN	TYP‡	MAX	TINU	
VIK	V _{CC} = MIN, I _I = -18 mA				- 1.5			-1.5	V
Voн	$V_{CC} = MIN$, $V_{IH} = 2 V$, $V_{IL} = MAX$, $I_{OH} = -0.4 \text{ mA}$		2.5	3.4		2.7	3.4		٧
	V _{CC} = MIN, V _{IH} = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	v
VOL	VIL = MAX	IOL = 8 mA					0.35	0.5	V
Ц	VCC = MAX. VI = 7 V			-	0.1			0.1	mA
IН	$V_{CC} = MAX$, $V_{\parallel} = 2.7 \text{ V}$				20			20	μΑ
1	V _{CC} = MAX, V _I = 0.4 V	Enable			-0.4			-0.4	mΑ
IqL	ACC = MWY, AI = 0.4 A	A, B, C			-0.2		<u>-</u>	-0.2	IIIA
los §	V _{CC} = MAX	_	- 20		100	- 20		- 100	mA
^I CC	V _{CC} = MAX. Outputs enabled and open			6.3	10		6.3	10	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, $T_A = 25 \text{ °C}$

PARAMETER [§]	FROM	TO	LEVELS OF DELAY	TEST CONDITIONS		SN54LS138 SN74LS138			
İ	(INPUT)	(OUTPUT)		MIN	TYP	MAX]		
t P LH						11	20	ns	
^t PHL	Binary		2			18	41	ns	
^t PLH	Select	Any				21	27	ns	
tPHL		1	3	R _L = 2 kΩ, C _L = 15 pf	-,	20	39	ns	
[†] PLH			2	See Note 2		12	18	ns	
tPHL	P	Any				20	32	пѕ	
tPLH	Enable		2			14	26	ns	
[†] PHL			3			13	38	ns	

TtpLH = propagation delay time, low-to-high-level ouput

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V. T_A = 25 °C. $^{\$}$ Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second.

tpHL = propagation delay time, high-to-low-level output

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage 5.	5 V
Operating free-air temperature range: SN54S13855°C to 12!	5°C
SN74S138A 0 °C to 70	o°C
Storage temperature range65 °C to 15(o°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		, s	N54S1:	38	SN74S13		8A	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcс	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
^ј он	High-level output current			- 1		_	-1	mA
loL	Low-level output current			20			20	mA
TA	Operating free-air temperature	- 55		125	0	·	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS [†]		1	8A	UNIT	
				MIN	TYP [‡]	MAX	
VIK	V _{CC} = MIN,	I = -18 mA			_	-1.2	V
V)/ NAINI	Viv. = 2 V Viv. = 0.9 V Inv. = 1 mA	SN54S'	2.5	3.4		V
Voн	VCC = MIN,	$V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}. I_{OH} = -1 \text{ mA}$	SN745'	2.7	3.4		v
Vol	V _{CC} = MIN,	$V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL} = 20 \text{ mA}$				0.5	V
l _l	V _{CC} = MAX,	$V_{ } = 5.5 \text{ V}$				1	mA
lН	VCC = MAX.	V _I = 2.7 V	***	1		50	μА
liL	$V_{CC} = MAX$	V ₁ = 0.5 V				- 2	mA
los [§]	V _{CC} = MAX			-40		- 100	mΑ
lcc	V _{CC} = MAX.	Outputs enabled and open			49	74	mΑ

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

Not more than one output should be shorted at a time, and duration of the short circuit test should not exceed one second.

SN54S138, SN74S13BA 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

switching characteristics, VCC = 5 V, TA = 25 °C

PARAMETER [†]	FROM	TO	LEVELS	TEST CO	NDITIONS	S	UNIT													
	(INPUT)	(OUTPUT)	OF DELAY			MIN	TYP	MAX	1											
tPLH							4.5	7	ns											
^t PHL	Binary	a	2	1			7	10.5	ns											
^t PLH	Select	Any	3]			7.5	12	ns											
tPHL			3	$R_{L} = 280 \Omega$	$C_L = 15 pF$,		8	12	ns											
tPLH			2	See Note 2			5	8	กร											
tPHL	.	Any				A .		Anu) A=	A	A	A		2	1		Ţ	7	11	ns
^t PLH	Enable			}		_	. 7	11	ns											
tPHL		<u> </u>	3	}			7	11	пs											

[†]tpLH = propagation delay time, low-to-high-level output tpHL = propagation delay time, high-to-low-level output NOTE 2: Load circuits and voltage waveforms are shown in Section 1.





24-Aug-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samp
76005012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	76005012A SNJ54LS 138FK	Samp
7600501EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7600501EA SNJ54LS138J	Samp
7600501EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7600501EA SNJ54LS138J	Samp
7600501FA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7600501FA SNJ54LS138W	Samp
7600501FA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7600501FA SNJ54LS138W	Samj
7604101EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7604101EA SNJ54S138J	Sam
7604101EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7604101EA SNJ54S138J	Sam
7604101FA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7604101FA SNJ54S138W	Sam
7604101FA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7604101FA SNJ54S138W	Sam
JM38510/07701BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07701BEA	Sam
JM38510/07701BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07701BEA	Sam
JM38510/07701BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07701BFA	Sam
JM38510/07701BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07701BFA	Sam
JM38510/30701B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30701B2A	Sam
JM38510/30701B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30701B2A	Sam
JM38510/30701BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30701BEA	Sam
JM38510/30701BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/	Sam



www.ti.com

24-Aug-2018

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		цц	(2)	(6)	(3)		(4/5) 30701BEA	
JM38510/30701BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30701BFA	Samples
JM38510/30701BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30701BFA	Samples
JM38510/30701SEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30701SEA	Samples
JM38510/30701SEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30701SEA	Samples
JM38510/30701SFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30701SFA	Samples
JM38510/30701SFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30701SFA	Samples
M38510/07701BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07701BEA	Samples
M38510/07701BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07701BEA	Samples
M38510/07701BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07701BFA	Samples
M38510/07701BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07701BFA	Samples
M38510/30701B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30701B2A	Samples
M38510/30701B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30701B2A	Samples
M38510/30701BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30701BEA	Samples
M38510/30701BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30701BEA	Samples
M38510/30701BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30701BFA	Samples
M38510/30701BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30701BFA	Sample
M38510/30701SEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30701SEA	Sample
M38510/30701SEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/	Sample



www.ti.com

24-Aug-2018

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(1)		29			(2)	(6)	(3)		30701SEA	
M38510/30701SFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30701SFA	Samples
M38510/30701SFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30701SFA	Samples
SN54LS138J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS138J	Sample
SN54LS138J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS138J	Sample
SN54S138J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54S138J	Sample
SN54S138J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54S138J	Sample
SN74LS138D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS138	Samples
SN74LS138D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS138	Samples
SN74LS138DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS138	Sample
SN74LS138DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS138	Sample
SN74LS138DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS138	Sample
SN74LS138DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS138	Sample
SN74LS138N	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS138N	Sample
SN74LS138N	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS138N	Sample
SN74LS138NE4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS138N	Sample
SN74LS138NE4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS138N	Sample
SN74LS138NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS138	Sample
SN74LS138NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS138	Sample



24-Aug-2018



www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74S138AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	(6) CU NIPDAU	Level-1-260C-UNLIM	0 to 70	S138A	Sample
SN74S138AN	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74S138AN	Sample
SN74S138ANE4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74S138AN	Sample
SNJ54LS138FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	76005012A SNJ54LS 138FK	Sample
SNJ54LS138FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	76005012A SNJ54LS 138FK	Sample
SNJ54LS138J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7600501EA SNJ54LS138J	Sample
SNJ54LS138J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7600501EA SNJ54LS138J	Sample
SNJ54LS138W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7600501FA SNJ54LS138W	Sample
SNJ54LS138W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7600501FA SNJ54LS138W	Sample
SNJ54S138J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7604101EA SNJ54S138J	Sample
SNJ54S138J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7604101EA SNJ54S138J	Sample
SNJ54S138W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7604101FA SNJ54S138W	Sample
SNJ54S138W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7604101FA SNJ54S138W	Sample

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

PACKAGE OPTION ADDENDUM



24-Aug-2018

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LS138. SN54LS138-SP. SN74LS138:

Catalog: SN74LS138, SN54LS138

Military: SN54LS138

Space: SN54LS138-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

Addendum-Page 5



PACKAGE OPTION ADDENDUM

24-Aug-2018

• Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Apr-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS138DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Apr-2013



*All dimensions are nominal

ĺ	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
	SN74LS138DR	SOIC	D	16	2500	333.2	345.9	28.6	

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16



14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated