RV: A Unified Region Vectorizer for LLVM

Simon Moll / Saarland University / Saarland Informatics Campus

Introduction

The Region Vectorizer provides a single, unified API to vectorize code regions.

■ RV is a generalization of the Whole-Function Vectorizer R. Karrenberg, S. Hack, "Whole Function Vectorization" (CGO '11)

Applications

- Outer-Loop Vectorizer An "unroll-and-jam" vectorizer based on RV's analysis and transformations
- pragma omp simd Emit vector code for SIMD regions right from Clang
- Vectorizer Cost Model How much predication? Which memory accesses vectorize well?
- Polly Directly vectorize loops during Polly code generation
- PIR Parallel region vectorizer

rv::Region Region

A region can be a subset of the basic blocks in a function or an entire function (omp declare simd).

```
#pragma omp declare simd
float min (float a, float b)

{
    if (a < b) return a; else return b;
}

float min_v8 (<8 x float> a, <8 x float> b) {
    return select(a < b, a, b);
}</pre>
```

SAARLAND UNIVERSITY

rv::VectorizationInfo vi;

// Vectorization analysis

// region set up

rv::Region R(xLoop);

vi.setVectorShape(xPhi

// Control conversion

// Vector IR generation

rv::vectorize(R, vi, domTree);


COMPUTER SCIENCE

VectorShape::consecutive());

rv::analyze(R, vi, domTree, loopInfo);

rv::linearize(R, vi, domTree, loopInfo);

rv::analyze Vectorization Analysis







	0	1	2	3	4	5	6	7	• • •	(1,4)	(consecutive
											(uniform)
9	1	1	0	0	0	0	1	1	• • •	Т	(varying)

(stride, alignment) or \top

Branch Divergence


Which branches cause SIMD threads to diverge?







Loop Divergence


Which loops drop off SIMD threads at different exits?








- Optimized linearization of divergent branches and loops (→ predication)
- Preserves uniform branches and loops
- Generates Predicated IR
- 1. All branches are uniform
- 2. Blocks may be predicated





Future Work

- BOSCC (skip predicated regions if no SIMD thread is active)

 J. Shin, "Introducing Control Flow into Vectorized Code" (PACT '07)
- Multi-dimensional Analysis
 - C. Yount, "Vector Folding: Improving Stencil Performance via Multi-dimensional SIMD-vector Representation" (ICESS-CSS-HPCC '15)
- Vectorization of interleaved memory accesses

- Integration with Clang / LoopVectorizer / Polly
- Reductions
 - Development available at GitHub https://github.com/simoll/rv

