




# Decoder




		3	2	1	0
a	y				
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0



dec2      dec1

z	a	o	y
0	0	0	00000001
0	0	1	00000010
0	1	0	00000100
0	1	1	00001000
1	0	0	00010000
1	0	1	00100000
1	1	0	01000000
1	1	1	10000000

ON



```

IF (A_temp > B_temp) then
    y <= "00";
else IF (A_temp > 4) then
    y <= "01";

```

entity Comp is  
 Port (A, B : in std\_logic\_vector(3 downto 0);  
 y : out std\_logic\_vector(1 downto 0));  
end Comp;

architecture rtl of Comp is  
 signal A\_temp, B\_temp : signed(3 downto 0);  
begin  
 process(A\_temp, B\_temp)  
 begin