Assignment Statements

- Concurrent Assignment Statement.
- Sequential Assignment Statement

Concurrent Assignment Statement

1- Simple Signal Assignment

It used for a logic or arithmetic expression.

The general form is:-

```
Signal_name <= expression;
```

Example:

```
y \le a AND b;
```

2- Selected Signal Assignment

It used to assign one of several values based on selection criterion used with keyword. The general form is:-

```
With expression select
```

<u>Signal_name</u> <= expression <u>when</u> constant_value;

Example: Modeling of a 4-1 multiplexer

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
entity mux4 1 is
port (sel: in std logic vector (1 downto 0);
a, b, c, d: in std logic;
y: out std logic);
end entity mux4 1;
architecture rtl of mux4 1 is
begin
with sel select
y \le a \text{ when "00",}
b when "01",
c when "10",
d when "11",
a when others;
```

```
end architecture rtl;
```

3- Conditional Signal Assignment

It used to set a signal to one of several values.

The general form is:-

```
<u>Signal_name</u> <= expression <u>when</u> logic_expression <u>else</u> expression ;
```

Example: Modeling of a 4-1 multiplexer

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
entity mux4_1 is
port (sel: in std_logic_vector (1 downto 0);
a, b, c, d: in std_logic;
y: out std_logic);
end entity mux4_1;
architecture rtl of mux4_1 is
begin
y <= a when sel = "00" else
b when sel = "01" else
c when sel = "10" else
d; --when sel = "11"
end architecture rtl;</pre>
```

Sequential Assignment Statement

- Case Statement
- If-Then-Else-Statement

A process statement is the main construct that allows you to use sequential statements to describe the behavior of a system over time.

The syntax for a process statement is:

```
[process_label:] process (sensitivity_list)
Variable declarations
Begin

[if-then-else-statement]

[case-ststement]

End process;
```

1- Case Statement

General form:

```
Case expression is
When constant_value=> statement;

When others=> statement;
End case;
```

Example: Modeling of a 4-1 multiplexer

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
entity mux4 1 is
port (sel: in std logic vector (1 downto 0);
a, b, c, d: in std logic;
y: out std logic);
end entity mux4 1;
architecture rtl of mux4 1 is
begin
process (sel, a, b, c, d)
begin
case sel is
when "00" => y \le a;
when "01" => y \le b;
when "10" => y \le c;
when "11" => y \le d;
when others => y <= a;
end case;
end process;
end architecture rtl;
```

1- IF-THEN-ELSE Statement

General form:

```
IF expression THEN statement;
ELSIF expression THEN statement;
ELSE statement;
End IF;
```

Example: Modeling of a 4-1 multiplexer

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
entity mux4 1 is
```

```
port (sel: in std_logic_vector (1 downto 0);
a, b, c, d: in std logic;
y: out std_logic);
end entity mux4 1;
architecture rtl of mux4_1 is
begin
process (sel, a, b, c, d)
begin
if (sel = "00") then
y <= a;
elsif (sel = "01") then
y \ll b;
elsif (sel = "10") then
y <= c;
else
y <= d;
end if;
end process;
end architecture rtl;
```