Subject: Computer architecture: Lec 1 - Memory!
Main Hamory: RAM => Random access memory. ROM => Read only memory.
SRAM 7 Static RAM.
DRAMocanists Capacitors which slowly leaks their charge.
Thus, They must be refreshed periodicly to prevent all to
to District Company of Contract of the production of the productio
· Simple in design and cheap.
SRAMocansists circuits similar to D. Slipflops: Doesn't need to be refreshed
Very fast memory
. Used to build the Cache memory!
ROM Doesn't need to be refreshed "needs alittle charge
Oscal to store permanent or Semi- Permanent data
Data presites persits even white system turned off cheaper than RAM and slower than RAM.
The subject of the su
2 to the state of
* Generally faster memory is more expensive than slowermemory.
* Hierarchical Pashion used to provide best performance at the
& Small, Past storage elements are kept in the CPU
* Larger, formanent storage are kept pour ther from CPV.

Data Pet ching.

data 2 iP not Pound, request goes to Main Memory.

data 3 iP not Pound, request goes to Main Memory.

4: Once data in last and a property.

4. Once data is located, CPV Set ches data and number of nearby elements to Cache.

Definitions:

- . hit Data is found at given memory level.
- miss, Data is not found.
- · hit rate > percentage of takentime to find data.
- · miss rate > n n n n missed data.
- · hit time required time to access data
- · miss penalty required time to process amiss, includes; = Taken time to replace a block of memory

Taken time to deliver the data to processor.

Miss vote = 1 - hit vote

Locality principle of locality: Once abyte is accessed. The Mearby data will be needed soon.

so, while hitting, abtock an entire block is copied.

Cache Mapping Schemes:

1. Direct Mapped Cache.

2. July associative mapped Cache.

3. N-Way set associative Mapped Ca che.

Subject:
1. Direct cache mapping: The Simplest Cache mapping Scheme. Y = X modulo N Y = X modulo N Number of block in Cache memory. X > Number of block in Main Memory. X > Number of blocks number in Cache.
· Main memory address:
Tag Block offset
- they offsets
-offset: identifies address within block.
Block, identifies which block Contains data
Tag: Marks data in block.
And a still a land of the still a stil
Mapping Mechanismi
1. Determine address Pormat Pormapping-
1. Determine address format for mapping = number of bits for offset > 2n = 20
72 = 1

2 > Bytes per block. "Size".

· n-bits for Block => 2" = 2 x , Number of Blocks in Cache

· n-bits for Tag - remaining bits. · Use modulo algorithm to get mapped block in Cache.

·n-bits for address => Memory Size = 2

Subject :	Date: / /
ex:-Byte addressable main n a cathe with 2 block	remory has 4 blocks, and Ks where each block
13 4-byte.	
-> N-blocks in main memory = 4	
N-blocks in Cache 1 - 2 Address - Attgte 16-bit =	24 => address.bits=4
a n-bits for offset $\Rightarrow 2^n = \sqrt{n} = 2$	(4) e each block is 4-byte
Dn bits for block => 2".	2) c 2 blocks in Cache
ne-1	(1) the Proplement) (bits Par black
© n-bits for tags \Rightarrow Size - n=4-(2)-(1)	(BIIS YUN GY 8 30) - (BIIS YUN GN 8 30) - (BIIS YUN
	$\begin{array}{ccc} \underline{\gamma_2} & \underline{\gamma_1} \\ -1 & \times & 2 \longrightarrow \\ \end{array}$
main memory formal tag	block offset

7			
Da	FC *	- /	
3_443	NULL 6	/	

ex2: Assume abyte addres	is sable memory Consist of 214 byte.
Cache has 16 bloc	K, each block has 3 byte.
	\mathcal{O} ,
word - 1 byte	

word = 1 byte memory Size = 214 byte : Address bits = 14 bit.

n-bits for offset => block size = 8 = 23 byte posits n-3 bits

h bits for block => Number of blocks = 16 = 24 n = 4 bits

n-bits for tag > remainder bits n=14-(3+4) no 7 bits

	tog	block	offset
-	7	4	3

Subject:	Date: / /
ex. A16 bit memory address and 6 each block contains byte.	4 block of Cache where
-> Address-bits-16-bit	1
affset > block size=8= 5	
Block > Number of blocks =	
Tog = Address bits _[off.	Set-bits - block-bits]
Direct cache mapping depends o	nh
Number of bits in the main,	memory address> address-bit
. Number of blocks in Caro	he memory> Size of block fid
. Number of addresses in blo	ck. => Size of affect field.
Tylon para sit one go well	CN 21 3xx 2 3.
Direct Ediche mapping issue:	of konst
Memory block is replacing a	ache block depends on

Memory block is replacing cache block depends on memory address without checking for free space, which leads to Data loss in Cache 2 Fully associative cache mapping.

Main memory address:

Tag offset

. When Searching in Cache, all tags are being Searched in parallel to retrieve data quickly.

. Requires special and Costly hardware.

· Mechanism:

Searching for empty Pree space in Cache, then Memory block mapped to this place.

if there is no free space, There is an algorithm used to find victim block which is evicted.

and the first of the second

The state of the second second

Subject:

3. Set associative Cache: "N-Way set associative".

The Combines the ideas of direct mapping and

Pully associative cache.

. Memory reference is being mapped to free space in subset of Cache slot.

Number of Cache blocks in a set varies according to System design, ext. 2 way set associative cache 1, Set = 2 blocks

· Main memory address:

Tag Set Offset

-offset > Chooses the byte within cache block.

Set > Determines which set has the block to be mapped.

exi. Suppose abyte addressable main memory contain 1MB, Cache Consist of 32 line, each block contains 16 byte, vsing.

A) Divect: Memory Size = 20 Address bits = 20 bit.

offset bits = 4 bit.

Block bits = 5 bit.

Tag = 11 bit.

Tag	Block	Offset
11	5	4

B) Pully associative...
Address bits = 20 bit.

offset bits = 4 bits

Tag bits - 16 bits

Tag	offset
16	4

c) (1) way set associative:

Address bits = 20 bit

affset bits = 4 bit

number of sets > Number of blocks in a set = 4

p. set = Number of blocks in Cache 32 - 8

Number of blocks in a set 4

n. set = 8 = 23

set bits = 3 bit

Tag = 20-[3+4] = 13 bit

Tag	set	offset
13	3	4