

# Memory virtualization overhead mitigation using contiguous memory virtual machines

Peterson Yuhala

Supervised by: Prof. Alain Tchana

University of Neuchâtel - June 2018



Aain Issue

Memory address

Paging

Address Translati

Shadow Pagi

Nested Paging

. . . . .

Proof of Concept

Implementatio

Contribution

Conclusio

 Address translation represents a significant part of virtualization overhead [ISCA'16,ISCA'17].

Our main goal is to nullify that overhead in virtualized systems.



### Virtualized System Architecture

#### Introduction

Main Issue

Memory address

Paging
Address Translation

Shadow Pagir

Nested Begin


Our Solutio

Proof of Conce

Implementatio

Contributions

Conclusion



### Memory virtualization

Introduction

Aain Issu

Memory address

Paging

Shadow Paging

Nested Paging

Our Solution

Proof of Conce

Implementation

Contribution

Conclusion

 Memory virtualization depends on VM type. Three main mechanisms exist.

Institut de Recherche en Informatique de Toulouse



### Memory virtualization

#### Introduction

Main Issue

Memory address

Paging
Address Translat

Shadow Paging

No. of Books

rvesteu r agin

Implementatio

Contribution

Conclusio

Memory virtualization depends on VM type. Three main mechanisms exist.

- In paravirtualised systems, VMs use a technique called direct paging [Xen'15].
- ► Here the guest uses a Physical to Machine mapping maintained within the hypervisor to map virtual addresses directly to physical addresses in its page table [Xen'15].



### Memory virtualization

#### Introduction

Main Issue

Memory address translation

Address Translati

Shadow Paging

Nested Paging

Our Solution

Proof of Conce

Implementation

Contributions

Conclusion

Memory virtualization depends on VM type. Three main mechanisms exist.

- In paravirtualised systems, VMs use a technique called direct paging [Xen'15].
- Here the guest uses a Physical to Machine mapping maintained within the hypervisor to map virtual addresses directly to physical addresses in its page table [Xen'15].
- For hardware assisted virtualised systems, we have two main techniques used: shadow paging and nested paging.



### Memory virtualization

#### Introduction

Main Issue

Memory address translation

Address Translati

Shadow Paging

Nested Paging

Our Solution

Proof of Conc

Implementatio

Contribution

Conclusion

- Memory virtualization depends on VM type. Three main mechanisms exist.
- In paravirtualised systems, VMs use a technique called direct paging [Xen'15].
- Here the guest uses a Physical to Machine mapping maintained within the hypervisor to map virtual addresses directly to physical addresses in its page table [Xen'15].
- For hardware assisted virtualised systems, we have two main techniques used: shadow paging and nested paging.
- Our main focus here is hardware assisted virtualised systems as HVMs are becoming the norm [Amazon AWS].

#### Main Issue

Memory address

Paging Address Translatio

Shadow Pagin

Nested Pagin

Our Solution

Proof of Conce

Implementation

Contribution

Conclusio

► The main issue here is Memory Address Translation in vitualized systems. ie Obtaining the corresponding machine address in host address space given a virtual address in guest address space.



Main Issue

Memory address

Paging

5/32


Shadow Paging

Our Colution

Contribution

Conclusion

 Main memory addresses are called host physical addresses (hPA) and process addresses are called guest virtual addresses (gVA). Addresses in the guest address space are referred to as guest physical addresses (gPA).





Main Issue

Memory address

Paging Address Translation

Address Hallslation

.

Nested Paging

Our Colution


Proof of Conce

Implementation

Contribution

Conclusion

Native systems (No Virtualization) require one-level address translations. ie virtual address → physical address.





## Address Translation Native Systems

► The following figure illustrates the page walking mechanism in a two-level page table.

ntroduction

Main Issue

Memory address

Address Translation

rvesteu r agii


Our Solution

Proof of Conce

mpiomonic

Contribution

Conclusion



Institut de Recherche en Informatique de Toulouse

32



Main Issue

Memory address translation

Address Translation

.

ivesteu ragiii

Our Solution


Proof of Conce

Implementat

Contribution

Conclusio

Virtualized systems on the other hand require two-level address translations. ie gVA → gPA AND gPA → hPA.



# Address Translation Mechanisms Virtualized Systems

Introduction

Main Issue

Memory address translation

Address Translation

Shadow Pagir

Nested Paging

0 0 1 1

Proof of Conce

Implementation

Contribution

Conclusio

► Two approaches are used : Shadow Paging and Nested Paging.



### **Shadow Paging**

Introduction

Main Issue

Memory address translation

Address Translatio

### Shadow Paging

Nested Paging

Our Solution

Proof of Conce

Implementatio

Contributions

Conclusion

In shadow paging the hypervisor maintains a shadow page table for gVA → hPA mappings and the CR3 register points to the shadow page table.

► The hypervisor captures any attempts by the VM to update its page tables and uses gVA → gPA and gPA → hPA to construct the shadow page table.



### **Shadow Paging**

Introduction

Main Issue

Memory address translation

Address Translatio

#### Shadow Paging

. . . . . .

Our Solution

Contribution

Conclusion

In shadow paging the hypervisor maintains a shadow page table for gVA → hPA mappings and the CR3 register points to the shadow page table.

- ► The hypervisor captures any attempts by the VM to update its page tables and uses gVA → gPA and gPA → hPA to construct the shadow page table.
- On a TLB miss, the hardware performs a 1D page walk on the shadow page table to obtain the machine address corresponding to a guest virtual address.



Main Issue

Memory address

Paging

Shadow Paging

Nested Paging

Our Colutio

Our Solution

Implementation

Contribution

Conclusio

► Only 4 memory references (same as base native) required for a complete page walk on a TLB miss [ISCA'16].



Main Issue

Memory address

Paging Address Translat

Shadow Paging

Nested Paging

Our Solution

Proof of Cond

Implementation

Contribution

Conclusio

► Only 4 memory references (same as base native) required for a complete page walk on a TLB miss [ISCA'16].

▶ No need for any extra hardware support for page walks.

Institut de Recherche en Informatique de Toulouse

Main Issue

Memory address

Paging Address Translati

Shadow Paging

Nested Paging

Our Solution

Proof of Conc

Implementation

Contribution

Conclusio

► Every page table update requires a costly trap in the hypervisor to update shadow page table entries [ISCA'16].

Memory address

Shadow Paging

 Every page table update requires a costly trap in the hypervisor to update shadow page table entries [ISCA'16].

Costly traps in the hypervisor on context switches

[ISCA'16].

Main Issue

Memory address

Address Translation

Shadow Paging

Nested Paging

Our Solution

Proof of Conce

Implementation

Contribution

Conclusio

Nested paging is a widely used hardware technique to virtualize memory and here the MMU a two dimensional page table consisting of the guest page table (gPT) and host page table (hPT).

Main Issue

Memory address

Address Translation

Shadow Paging

Nested Paging

Our Solution

Proof of Conce

Implementation

Contribution

Conclusion

Nested paging is a widely used hardware technique to virtualize memory and here the MMU a two dimensional page table consisting of the guest page table (gPT) and host page table (hPT).

▶ On a TLB miss the processor performs a 2D page walk for any  $gVA \rightarrow hPA$  translation.



Main Issue

Memory address

Paging

Nested Paging


riootoa r ag..

Our Solution

Proof of Concep

0----

Conclusion



Figure



Main Issue

Memory address

Paging

Shadow Pag

Nested Paging

Our Colution

Our Solution

Contribution

Conclusion

Allows fast direct updates to both page tables (gPT and hPT) without any traps in the hypervisor (ie no VMM intervention).



Main Issue

Memory address

Paging

Address Translati

Shadow Paging

Nested Paging

Our Solution

Implementati

Contribution

Conclusion

On a TLB miss the MMU performs a 2D page walk that requires up to 24 memory references. Figure 1 shows how up to 24 memory references can be obtained for a complete 2D page walk.



Main Issue

Memory address translation

Paging

Nested Paging

Our Solution

our column.

Proof of Concept

Contribution

Conclusion

	Base Native	Nested Paging	Shadow Paging
TLB Hit	fast	fast	fast
Max. memory access on TLB miss	4	24	4
Page table updates	fast direct	fast direct	slow mediated by VMM
Hardware support	1D page walk	2D page walk	1D page walk

Main Issue

Memory address

Paging Address Translation

Shadow Pagi

Nested Paging

Our Solution

Implomentation

Contribution

Conclusion

 From the table, Nested and Shadow paging both present significant overhead due to memory accesses and page table updates respectively.

Main Issue

Memory address

Address Translation

Shadow Paging

Nested Paging

Our Solution

Proof of Concept

Contributions

Conclusion

From the table, Nested and Shadow paging both present significant overhead due to memory accesses and page table updates respectively.

We propose a new mechanism of address translation which maintains the advantages of both Nested and Shadow paging, and at the same time nullifies the overhead of both mechanisms.

Main issue

Memory address

Address Translatio

Snadow Pagin

Nested Paging


Our Solution (19/32


Proof of Concept

Implementatio

Contributions

Our basic idea is to give contiguous machine memory to VMs and introduce a hardware feature to store the base address of the contiguous chunk.







Main Issue

Memory address

Paging Address Translatio

Shadow Paging


Nested Pagino

Our Solution (19/32

Proof of Concept

Conclusion

Our basic idea is to give contiguous machine memory to VMs and introduce a hardware feature to store the base address of the contiguous chunk.



► Using our solution, the **gPT** and the **base address** are sufficient for a complete **gVA** → **hPA** translation.



Main Issue

Memory address translation

Paging

Nested Paging

. .

Our Solution
Proof of Concept

Implementa

Contribution

Conclusion

	Base Native	Nested Paging	Shadow Paging	Our Solution
TLB Hit	fast	fast	fast	fast
Max. memory access on TLB miss	4	24	4	4
Page table updates	fast direct	fast direct	slow mediated by VMM	fast direct
Hardware support	1D page walk	2D page walk	1D page walk	1D page walk



Main Issu

Memory address

Address Translation

Shadow Paging

Nested Pagir

. . . . .

Proof of Concept

Implementation

Contributions

Conclusion

We made a simulator to show that it is possible to give contiguous memory to a high percentage of VMs in a datacenter.

- We simulated VM traces from Microsoft Azure [SOSP'17] and Bitbrains.
- ► The VM traces contain information about VM creation and destruction timestamps, CPU utilization and VM memory.



Main Issue

Memory address

Paging

----

Nested Paging

. . . . .

Proof of Concept

Tool of Concept

Contributions

Conclusion

- The simulator simulates 2 VM placement algorithms :
  - Traditional placement algorithm which takes into account resource availability (spread and stack).
  - Contiguity-Aware placement algorithm which prioritizes servers which can provide contiguous memory for VMs.



Main Issue

Memory address

Paging

Shadow Paging

Nested Desig

Our Solution

Proof of Concept

Continbutions

Conclusion

The simulator simulates 2 VM placement algorithms :

- Traditional placement algorithm which takes into account resource availability (spread and stack).
- ► Contiguity-Aware placement algorithm which prioritizes servers which can provide contiguous memory for VMs.
- It takes as input VM traces and then calculates the percentage of VMs with contiguous memory at the end of the simulation.



Memory address

Proof of Concept

23/32

 We use different generations of MS Azure servers in our simulator, ie. generation 3 to 6 and HPC servers so as to reflect the reality in real datacenters.

 A mix of servers with the following composition was used in our simulator:

Gen.	%
Gen3	20
HPC	20
Gen4	20
Gen5	20
Gen6	10
Godzilla	10



Main Issue

Memory address

Paging

Shadow Paging

Nested Paging

....

Proof of Concept

24/32

32

Implementatio

Contribution:

Conclusion




Figure: % contiguous-memory VMs using different placement algorithms



Main Issue

Memory address

Paging

Audress Hallslauc

Shadow Paging

Nested Pagino

Proof of Concept

Implementatio

Contribution

Conclusion




Figure : Server consolidation rate for both contiguous-aware and traditional placement algorithms.

# Simulation Results

Introduction

Main Issue

Memory address

Address Translati

Shadow Pagin

Nested Pagir

\_

Proof of Concept

Contribution

Conclusion

 We have a high % of VMs with contiguous memory because VMs sizes are relatively small compared to server sizes [SOSP'17].

The relatively small and discrete size of VMs reduces the impact of memory fragmentation and prevents resource sprawl in the datacenter.



Main Issue

Memory address

Paging Address Translati

Shadow Pagi

- ---

Nested Pagin

Our Solution

Proof of Conc

Implementation

Contributions

Conclusion

▶ We implement our solution in Xen hypervisor. Here we modify the default Xen memory allocator so it allocates contiguous chunks of machine memory to VMs.

Main Issue

Memory address

Address Translati

Shadow Paging

Nested Pagir

Our Colution

Proof of Conce

Implementation

Contributions

Conclusion

We implement our solution in Xen hypervisor. Here we modify the default Xen memory allocator so it allocates contiguous chunks of machine memory to VMs.

- ➤ To provide contiguous memory to a VM in Xen, we calculate the order corresponding to the VM's memory demand. ie VM Total Memory = 2<sup>order</sup> \* 4 KB.
- ► This order is then passed to the Xen heap allocator which provides a contiguous chunk of memory containing 2<sup>order</sup> contiguous 4kb pages.

Main Issue

Memory address

Paging

Chadaw Basin

Oriadow i agii

Nested Pagin

Our Solution

Proof of Conc

Implementation (28/32

. . . . . .

Conclusion

We succeed already in giving contiguous memory to PV VMs. We would then eliminate unneccessary hypercalls knowing that VMs have contiguous memory.

Main Issu

Memory address

Paging

Address Translati

Shadow Paging

Nested Pesins

Proof of Conce

Implementation

0----

Conclusion

We succeed already in giving contiguous memory to PV VMs. We would then eliminate unneccessary hypercalls knowing that VMs have contiguous memory.

▶ We succeed in mapping 99% of HVM memory to contiguous machine memory. We would modify the Xen heap allocator to give 100% contiguity. The memory translation algorithm would then be modified as per our basic idea.

Main Issu

Memory address

Address Translati

Shadow Paging

Nested Pagin

. . . . .

Proof of Conce

Implementation

Contributions

Conclusion

- We succeed already in giving contiguous memory to PV VMs. We would then eliminate unneccessary hypercalls knowing that VMs have contiguous memory.
- ► We succeed in mapping 99% of HVM memory to contiguous machine memory. We would modify the Xen heap allocator to give 100% contiguity. The memory translation algorithm would then be modified as per our basic idea.
- ► The last step would be the implementation of the whole solution in a simulator and processing of final results.

Main Issue

Memory address

Paging

-----

.

Nested Pagin

Our Solution

Proof of Cond

Implementation

ipiementation

Contributions

Conclusion

Memory isolation: Each VM must be confined within its memory region. How do we ensure isolation knowing that the hypervisor has minimal interference.

Main Issue

Memory address

Address Translati

Shadow Pagin

Norted Pagin

rvesteu r agin

Our Solution

Proof of Concer

Implementation

Contributions

Conclusion

▶ **Memory isolation**: Each VM must be confined within its memory region. How do we ensure isolation knowing that the hypervisor has minimal interference.

How to enforce contiguity.

Main Issue

Memory address

Address Translati

Shadow Paging

Nested Paging

Proof of Concept

Implementation

\_ .....

Conclusion

- Memory isolation: Each VM must be confined within its memory region. How do we ensure isolation knowing that the hypervisor has minimal interference.
- How to enforce contiguity.
- Cohabitation of our solution with Nested Paging or Shadow Paging. ie Contiguous memory VMs use our solution and other VMs use Nested Paging/Shadow Paging.



Main Issue

Memory address

Paging

Audress Hallslatt

\_

Nested Paging

Our Solution

Proof of Conce

Implementatio

Contributions

Conclusion

#### Memory Isolation:

 Introduction of a base address (gBA) for each VM (included within the VM Control Structure (VMCS)).

nolucion

30/32

32

Institut de Recherche en Informatique de Toulouse



Main Issu

Memory address

Address Translati

Shadow Paging

Nested Paging

Broof of Copos

Contributions

Conclusion

#### Memory Isolation:

- Introduction of a base address (gBA) for each VM (included within the VM Control Structure (VMCS)).
- ➤ Once scheduled, the VM's gBA and VM's memory size (gMS) are stored within dedicated processor registers.

Institut de Recherche en Informatique de Toulouse

Main Issue

Memory address

Address Translation

Shadow Paging

Nested Pegins

. . . . .

Proof of Conce

Contributions

Conclusion

#### Memory Isolation:

- Introduction of a base address (gBA) for each VM (included within the VM Control Structure (VMCS)).
- ➤ Once scheduled, the VM's gBA and VM's memory size (gMS) are stored within dedicated processor registers.
- To ensure isolation, the TLB is enhanced with a security module such that during insertion into the TLB, the security module checks if hPA ≤ gBA + gMS

Memory address

Contributions

## **Memory Contiguity:**

► At boot time, we allocate contiguous memory to VMs if possible.

31/32

Institut de Recherche en Informatique de Toulouse

32

Main issue

Memory address

Address Translati

Shadow Paging

Nested Pagir

Broof of Conce

Contributions

31/32

32

Conclusion

### **Memory Contiguity:**

- At boot time, we allocate contiguous memory to VMs if possible.
- ► For VMs with discontinuous memory, the hypervisor reorganizes the VM's memory to be contiguous. This can be done either by migrating the VM's pages during idle periods or by migrating the VM to another host.

Institut de Recherche en Informatique de Toulouse



Main Issue

Memory address

Paging Address Translati

Shadow Paging

-------

Nested Paging

Our Solution

Proof of Conce

Implementati

Contributions

Conclusion

 Memory virtualization overhead can be very high when using traditional techniques (Nested and Shadow Paging).



Maiii issue

Memory address

Address Translat

Shadow Paging

Nested Pagins

....

Our Solution

Proof of Conce

Implementation

Contributions

Conclusion

 Memory virtualization overhead can be very high when using traditional techniques (Nested and Shadow Paging).

► We propose to eliminate the overhead of these traditional techniques using contiguous-memory VMs.

Institut de Recherche en Informatique de Toulouse



Main Issue

Memory address

Address Translati

Shadow Paging

Nested Pagin

Our Solution

D------

Implementatio

Contributions

Conclusion

 Memory virtualization overhead can be very high when using traditional techniques (Nested and Shadow Paging).

- We propose to eliminate the overhead of these traditional techniques using contiguous-memory VMs.
- Through simulation we showed that it is possible to give contiguous memory to a high % of VMs in datacenters.



Main Issue

Memory address

Address Translati

Shadow Paging

Nested Pagino

Our Solution

Proof of Conce

Implementation

Contribution:

Conclusion

 Memory virtualization overhead can be very high when using traditional techniques (Nested and Shadow Paging).

- We propose to eliminate the overhead of these traditional techniques using contiguous-memory VMs.
- ► Through simulation we showed that it is possible to give contiguous memory to a high % of VMs in datacenters.
- Our solution is being prototyped in the Xen hypervisor; we would then evaluate its performance to show that it is indeed better than Nested and Shadow paging.

