8-Bit Dynamic-RAM Driver with Three-state Outputs SN54/74S700/-1 SN54/74S730/-1 SN54/74S731/-1 SN54/74S734/-1

Features / Benefits:

- Provides MOS voltage levels for 16K and 64K DRAMs
- Undershoot of low-going output is less than -0.5 V
- · Large capacitive drive capability
- · Symmetric rise and fall times due to balanced output impedance
- Glitch-free outputs at power-up and power-down
- 20-pin SKINNYDIP® saves space
- 'S730/734 are exact replacement for the Am2965/66
- 'S700/730/731/734 are pin-compatible with 'S210/240/241/244, and can replace them in many applications
- 'S700-1/730-1/731-1/734-1 have a larger resistor in the output stage for better undershoot protection
- Commercial devices are specified at V_{CC}±10%.

Description:

The 'S700, 'S730, 'S731, and 'S734 are buffers that can drive multiple address and control lines of MOS dynamic RAMs. The 'S700 and 'S730 are inverting drivers, and the 'S731 and 'S734 are non-inverting drivers. The 'S700/731 are pin-compatible with the 'S210/241 and have complementary enables. The 'S730 is pin-compatible with the 'S240 and an exact replacement for the Am2965. The 'S734 is pin-compatible with the 'S244 and an exact replacement for the Am2966.

These devices have been designed with an additional internal resistor in the lower output driver transistor circuit, unlike regular 8-bit buffers. This resistor serves two purposes: it causes a slower fall time for a high-to-low transition, and it limits the undershoot without the use of an external series resistor.

The 'S700, 'S730, 'S731, and 'S734 have been designed to drive the highly-capacitive input lines of dynamic RAMs. The drivers provide a guaranteed VOH of VCC - 1.15 volts, limit undershoot

Ordering Information


| PART NUMBER | PKG | TEMP | ENABLE | POLARITY | POWER | | | | | |
|-------------|-------|------|--------|----------|-------|--|--|--|--|--|
| SN54S700/-1 | J,W,L | Mil | High- | | | | | | | |
| SN74S700/-1 | N,J | Com | Low | Invert | | | | | | |
| SN54S730/-1 | J,W,L | Mil | Low | Invert | | | | | | |
| SN74S730/-1 | N,J | Com | Low | | s | | | | | |
| SN54S731/-1 | J,W,L | Mil | High- | |] | | | | | |
| SN74S731/-1 | N,J | Com | Low | Non- | | | | | | |
| SN54S734/-1 | J,W,L | Mil | Low | Invert | | | | | | |
| SN74S734/-1 | N,J | Com | Low | | | | | | | |
| | | | | | | | | | | |


to 0.5V, and exhibit a rise time symmetrical to their fall time by having balanced outputs. These features enhance dynamic RAM performance.

For a better-controlled undershoot for lightly capacitive-loaded circuits the 'S700-1, 'S730-1, 'S731-1 and 'S734-1 provide a larger resistor in the lower output stage. Also an improved undershoot voltage of -0.3 V is provided in the 'S700-1 series.

A typical fully-loaded-board dynamic-RAM array consists of 4 banks of dynamic-RAM memory. Each bank has its own RAS and CAS, but has identical address lines. The RAS and CAS inputs to the array can come from one driver, reducing the skew between the RAS and CAS signals. Also, only one driver is needed to drive eight address lines of a dynamic RAM. The propagation delays are specified for 50pf and 500pf load capacitances, and the commercial-range specifications are extended to $V_{CC} \pm 10\%$.

All of the octal devices are packaged in the popular 20-pin SKINNYDIP™.





SKINNYDIP® is a registered trademarkof Monolithic Memories

TWX: 910-338-2376 2175 Mission College Blvd. Santa Clara, CA 95054-1592 Tel: (408) 970-9700 TWX: 910-338-2374



SN54/74S700/-1 SN54/74S730/-1 SN54/74S731/-1 SN54/74S734/-1

Function Tables

'S700/-1

| Ē1 | E2 | 1A | 2A | 1Y | 2Y |
|-----|---------|-----|-----|----|---------|
| L | L | L | Х | H | Ζ |
| L L | , . L . | Н | X | L | Z |
| L | н | L | L | H | . н |
| L | Н | L | Н | Н | L |
| L | Н | Н | L | L | Н |
| L | Н | Н | н | L | L |
| Н | Н | - X | L | Z | н |
| Н | Н | Х | н | Z | L |
| Н | L | X | X 1 | Ζ | , · · Z |

'S730/-1

| Ē1 | E2 | 1A | 2A | 1Y | 2Y |
|-----|-----|-------|----|----|----|
| L | L | L | L | Н | Н |
| L | L | L | н | н | L |
| L | L | • Н . | L | L | H |
| L | L L | н | Н | L | L |
| L | Н | L | Х | Н | Z |
| L | Н | Н | X | L | Z |
| H | L | X | L | Z | Н |
| Н : | L | X | H | Z | L |
| . н | Н | X | Х | Z | Z |

'S731/-1


| E1 | E2 | 1A | 2A | 1Y | 2Y |
|-----|-----|----|-------|-----|-------|
| L | L | L | Х | L | Z |
| L | L | Н | X | H | Z |
| L | н | L | L | L | L |
| L | Н | L | Н | L | Н |
| L | Н | Н | L | • н | L |
| L | , H | Н | H | H | H |
| H | : H | Х | . L . | Z | . L : |
| H - | Н | X | Н | Z | Н |
| Н | L | X | Х | Z | Z |


'S734/-1


| E1 | E2 | 1A | 2A | 1Y | 2Y |
|-------|-----|-----|-------|----------------|-----|
| L | L | L · | L | L | L |
| L | L b | L | Н | L | н |
| L | L L | Н | L | ¹ H | L |
| L | L | H | Н | Н | Н - |
| L | Н | Ĺ | X | L | Z |
| L. L. | н | Н., | Х | Н | Z |
| H | L | X | L | Z | L |
| Н | L | X | Н | Z | H |
| Н | H | - X | X , 1 | Z | Z |


8

IEEE Symbol









SN54/74\$700/-1 SN54/74\$730/-1 SN54/74\$731/-1 SN54/74\$734/-1

Absolute Maximum Ratings

| Supply voltage V _{CC} | 0.5 V to 7.0 V |
|--------------------------------|-------------------------------|
| Input voltage | |
| Off-state output voltage | 0.5 V to +V _{CC} max |
| Storage temperature range | 65° to +150°C |
| Output current | 200 mA |

Operating Conditions

| SVMBOL | PARAMETER | N | MILITARY | | | COMMERCIAL | | |
|--------|--|-----|----------|-----|-----|------------|-----|------|
| SYMBOL | LAND TO A CARLES AND A CARLES A | MIN | TYP | MAX | MIN | TYP | MAX | UNIT |
| VCC | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| TA | Operating free-air temperature | -55 | | 125 | 0 | | 75 | °C |

Electrical Characteristics Over Operating Conditions

| SYMBOL | PARAMETER | | TEST CO | TEST CONDITIONS | | ILITA | RY | COMMERCIAL | | | UNIT |
|-------------------|---------------------|---------------|---|------------------------|---------------------------|-------|-------|---------------------------|------------|-------|------|
| STMBUL | PARAMEI | En | TEST CC | SADITIONS | MIN | TYP | MAX | MIN | TYP | MAX | UNII |
| V _{IL} * | Low-level input vo | ltage | | | | | 0.8 | | | 0.8 | V |
| V _{IH} * | High-level input vo | oltage | | | 2 | | | 2 | | | V |
| V _{IC} | Input clamp voltag | ge | V _{CC} = MIN | I _I = -18mA | | | -1.2 | | | -1.2 | V |
| 116 | Low-level | Any A | V _{CC} = MAX | V ₁ = 0.4V | | | -0.2 | | | - 0.2 | mA |
| 16 | input current | Any E | | | | | - 0.4 | | | - 0.4 | IIIA |
| Чн | High-level input c | urrent | V _{CC} = MAX | V ₁ = 2.7V | | | 20 | | | 20 | μΑ |
| I ₁ | Maximum input ci | urrent | V _{CC} = MAX | V ₁ = 7V | | | 0.1 | | | 0.1 | mA |
| V _{OL} | Low-level output | voltage | $V_{CC} = MIN$ $V_{IL} = 0.8V$ | I _{OL} = 1mA | | | 0.5 | | 72 - 1 L - | 0.5 | V |
| ·OL | 2011 10101 00100 | | V _{IH} = 2V | I _{OL} = 12mA | | | 8.0 | | | 0.8 | |
| V _{ОН} | High-level output | voltage | $V_{CC} = MIN$ $V_{IL} = 0.8V$ $V_{IH} = 2V$ | I _{OH} = -1mA | V _{CC} - 1.15 | | | V _{CC} - 1.15 | | | V |
| ^I OZL | Off-state output ci | irrent | V _{CC} = MAX V _{IL} = 0.8V | V _O = 0.4V | | | - 200 | | | - 200 | μΑ |
| ^I OZH | On-state output et | J. T. C. II. | V _{IH} = 2V | V _O = 2.7V | | | 100 | | | 100 | μΑ |
| los | Output short-circu | iit current † | V _{CC} = MAX | | - 60 | | - 200 | - 60 | | - 200 | mA |
| 1 | Outnut ainly acces | | V | ' S 7XX | 50 | | | 50 | | | mA |
| OL | Output sink curre | ent | V _{OL} = 2.0V | ' S 7XX-1 | 40 | | | 40 | | | |
| ЮН | Output source cur | rent | V _{OH} = 2.0V | | - 35 | | | - 35 | | | mA |
| | | Outputs | | S700/-1 S730/-1 | | 24 | 50 | | 24 | 50 | |
| | | High | | S731/-1 S734/-1 | | 53 | 75 | | 53 | 75 | |
| ¹cc | Supply Current | Outputs | V _{CC} = MAX | S700/-1 S730/-1 | | 86 | 125 | | 86 | 125 | 1 |
| | Cupply Cullett | Low | Outputs open | S731/-1 S734/-1 | | 92 | 130 | | 92 | 130 | mA |
| | | Outputs | | S700/-1 S730/-1 | | 86 | 125 | | 86 | 125 | 1 |
| | | Disabled | | S731/-1 S734/-1 | | 116 | 150 | | 116 | 150 | 1 |

^{†&#}x27;Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second

These are absolute voltages with respect to pin 10 on the device and includes all overshoots due to system and/or test noise. Do not attempt to test these values without suitable equipment.

Switching Characteristics V_{CC} = 5 V, T_A = 25°C For the 'S700, 'S730, 'S731, 'S734

| SYMBOL | PARAMETER | FIGURE | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------|---------------------------|--------|------------------------|-----|------|------|------|
| | | | C _L = 50pf | 6 | 9 | 15 | |
| ^t PLH | Data to output delay | 1 & 3 | C _L = 500pf | 18 | 22 | 30 | ns |
| | | | C _L = 50pf | 5 | 7 | 15 | 115 |
| ^t PHL | | | C _L = 500pf | 18 | 22 | 30 | |
| t _{PZL} | Output enable delay | 2 & 4 | S = 1 | 1 | 12 | 20 | ns |
| t _{PZH} | Output enable delay | 2 0.4 | S = 2 | 12 | | 20 | 113 |
| t _{PLZ} | Output disable delay | 2 & 4 | S = 1 | | 11 | 20 | ns |
| t _{PHZ} | | | S = 2 | 6.5 | | 12 | 113 |
| ^t SKEW | Output-to-output skew | 1 & 3 | C _L = 50pf | | ±0.5 | ±3.0 | ns |
| V _{ONP} | Output voltage undershoot | 1 & 3 | C _L = 50pf | | 0 | -0.5 | ٧ |

*The SKEW timing specification is guaranteed by design, but not tested.

Switching Characteristics Over Operating Range** For the 'S700, 'S730, 'S731, 'S734

| SYMBOL | PARAMETER | FIGURE | TEST CONDITIONS | $\begin{tabular}{c} \textbf{MILITARY \dagger} \\ \textbf{V}_{\begin{tabular}{c} \textbf{CC} \end{tabular}} = 5.0V \pm 10\% \\ \textbf{MIN} \textbf{TYP} \textbf{MAX} \\ \end{tabular}$ | COMMERCIAL VCC = 5.0V ±10% MIN TYP MAX | UNIT | |
|------------------|---------------------------|--------|------------------------|--|--|------|--|
| tau | | | C _L = 50pf | 4 20 | 4 17 | | |
| ^t PLH | Date to output dolov | 100 | C _L = 500pf | 18 40 | 18 35 | | |
| | Data to output delay | 1 & 3 | C _L = 50pf | 4 20 | 4 17 | ns | |
| ^t PHL | | | C _L = 500pf | 18 40 | 18 35 | | |
| tPZL | Output enable delay | 2 & 4 | S = 1† | 28 | 28 | | |
| ^t PZH | Output enable delay | 204 | S = 2† | 28 | 28 | ns | |
| t _{PLZ} | Output disable delay | 2 & 4 | S = 1† | 24 | 24 | ns | |
| t _{PHZ} | Output disable delay | 204 | S = 2† | 16 | 16 | IIS | |
| V _{ONP} | Output voltage undershoot | 1 & 3 | C _L = 50pf | -0.5 | -0.5 | ٧ | |

^{**}AC performance over the operating temperature is guaranteed by testing as defined in Group A, Subgroup 9, Mil Std 883B.

Switching Characteristics V_{CC} = 5 V, T_A = 25°C For the 'S700-1, 'S730-1, 'S731-1, 'S734-1

| SYMBOL | PARAMETER | FIGURE | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------|---------------------------|--------|------------------------|-----|------|------|------|
| | | | C _L = 50pf | 6 | 9 | 15 | |
| ^t PLH | Data to output delay | 1 & 3 | C _L = 500pf | 18 | 22 | 30 | |
| t _{PHL} | | | C _L = 50pf | 5 | 7 | 15 | ns |
| | | | C _L = 500pf | 18 | 22 | 40 | |
| t _{PZL} | | | S = 1 | | 12 | 20 | |
| t _{PZH} | Output enable delay | 2 & 4 | S = 2 | | 12 | 20 | ns |
| t _{PLZ} | Output disable delay | 2 & 4 | S = 1 | | 11 | 20 | |
| t _{PHZ} | Output disable delay | 204 | S = 2 | | 6.5 | 12 | ns |
| tSKEW | Output-to-output skew | 1 & 3 | C _L = 50pf | 1 | ±0.5 | ±3.0 | ns |
| VONP | Output voltage undershoot | 1 & 3 | C _L = 50pf | | 0 | -0.3 | V |

*The SKEW timing specification is guaranteed by design, but not tested.

^{†&}quot;S = 1" and "S = 2" refer to the switch setting in Figure 2.


⁺⁺TC = -55 to + 125° C for flatpack versions.

Switching Characteristics Over Operating Range** For the 'S700-1, 'S730-1, 'S731-1, 'S734-1

| SYMBOL | PARAMETER | FIGURE | TEST CONDITIONS | MILITARY †† V _{CC} = 5.0V ±10% MIN TYP MAX | COMMERCIAL V _{CC} = 5.0V ±10% MIN TYP MAX | UNIT |
|------------------|---------------------------|--------|------------------------|---|--|------|
| t _{PLH} | - Data to output delay | er jan | C _L = 50pf | 4 20 | 4 17 | |
| PLH | | 1&3 | C _L = 500pf | 18 40 | 18 35 | ns |
| • | | 10.3 | C _L = 50pf | 4 20 | 4 17 | 115 |
| ^t PHL | | | C _L = 500pf | 18 50 | 18 45 | |
| ^t PZL | Output enable delay | 2 & 4 | S = 1† | 28 | 28 | ns |
| ^t PZH | Carpar on abio doily | 20.4 | S = 2† | 28 | 28 | 113 |
| t _{PLZ} | Output disable delay | 2 & 4 | S = 1† | 24 | 24 | ns |
| ^t PHZ | Output disable delay | 244 | S = 2† | 16 | 16 | 113 |
| VONP | Output voltage undershoot | 1 & 3 | C _L = 50pf | -0.3 | -0.3 | ٧ |

[&]quot;AC performance over the operating temperature is guaranteed by testing as defined in Group A, Subgroup 9, Mil Std 883B.

Test Loads



 $^{^{*}}$ t_{pd} specified at C_L = 50 and 500pF

Figure 1. Capacitive Load Switching

Figure 2. Three-State Enable/Disable

20 HZ, ZH


^{†&}quot;S = 1" and "S = 2" refer to the switch setting in Figure 2.

^{††}T_C = -55 to + 125° C for flatpack versions.

^{*} The "TEST POINT" is driven by the output under test, and observed by instrumentation.

Typical Switching Characteristics

VOLTAGE WAVEFORMS





ENABLE INPUT $t_{PHZ} = t_{1.5V} = t_{1.5V}$

Figure 3. Output Voltage Levels

Figure 4. Three-State Control Levels


Typical Performance Characteristics:







▲ INDICATE MINIMUM VALUES AT 25°C.
■ INDICATE MAXIMUM VALUE AT 25°C.

Figure 5a. tpLH for VOH = 2.7 V vs. CL, for the 'S700 series







▲ INDICATE MINIMUM VALUES AT 25°C.
■ INDICATE MAXIMUM VALUE AT 25°C.


Figure 5b. t_{PLH} for V_{OH} = 2.7 V vs. C_L , for the 'S700-1 series

Figure 6b. tpHL for VOL = 0.8 V vs. CL, for the 'S700-1 series

Applications

The'S700, 'S730, 'S731 and 'S734 are 8-bit bipolar dynamic RAM drivers and are pin-compatible with the 'S210, 'S240, 'S241 and 'S244 respectively.

The actual circuit conditions that arise for driving dynamic RAM memories are as follows: Typically, in dynamic RAM arrays address lines and control lines, RAS, CAS, and WE have a fair amount of "daisy chaining." The daisy chaining causes an inductive effect due to the traces in the printed circuit board; the dominant factor in the RAM loading is input capacitance, and these two conditions contribute to the actual driver conditions shown in Figure 7. The result is a transmission line with distributed inductance and capacitance connected to the driver



The transmission line effect can imply reflections, which in turn

cause ringing, and it takes some time before the output settles from the low-to-high transition. On the high-to-low transition. along with ringing, a voltage undershoot can occur, and the circuit takes even longer to settle to an acceptable zero level. The main cause for the shorter high-to-low transition as compared to the low-to-high transition is the output impedance of typical Schottky drivers. Figure 8, shows a typical Schottky driver output stage and Figure 9 shows the output impedance for high and low output states.




Figure 8. Typical Schottky **Driver Output**

Figure 9. Driver **Output Impedance**

In Figure 9 when S=1, the output is high and the driver output impedance is approximately 30(1). When S=2, the output is low and the driver output impedance is approximately 3Ω . There is a 10:1 ratio for the output impedances for the low and high states. The high-to-low transition causes a problem as the output transistor turns on fast due to the low impedance and undershoot results at the RAM inputs.




Figure 10, 'S700, 'S730, 'S731, and 'S734 Output Stage

Impedance For the 'S700, 'S730, 'S731, and 'S734

The 'S700, 'S730, 'S731, and 'S734 have a modification in their output stage, in that an internal resistor is added to the lower output stage as shown in Figure 10.

The 'S700-1, 'S730-1, 'S731-1 and 'S734-1 have a larger resistor, R2, comparted to the "non-dash" parts, which give better undershoot protection at a slightly slower switching performance.

The structure in Figure 10 provides a driver output impedance of approximately 18Ω to 25Ω in either high (S = 1) or low (S = 2) states as shown in Figure 11. In addition, this circuit limits undershoot to -0.5V, essentially eliminating that problem; provides a symmetrical rise and fall time; and guarantees output levels of VCC -1.15V needed for MOS High levels. Also, when using the 'S700, 'S730, 'S731 and 'S734, no external resistors are needed. 'S240-series parts used with external resistors to provide drive capability, but the rise times and fall times are unsymmetrical due to higher impedance for low-to-high transitions.

Figure 12 shows the undershoot problem using a 'S240 without external resistors and the elimination of the problem by using the 'S730. Thus from a dynamic-RAM system-design viewpoint, the 'S700, 'S730, 'S731, and 'S734 are very effective RAM drivers.




Figure 12. Comparison of Undershoots and tpHL

An application using these 8-bit drivers to interface address and control lines (and data lines) to a dynamic RAM array using 64K DRAMs is discussed. The signals needed for the controls are RAS, CAS, and WE. The address lines are A0-A7 and the data lines are shown as the high and low byte. The array is shown in Figure 13. It consists of four rows of DRAMs; each row has individual RAS, CAS, and WE lines. However, all four rows have common address lines A0-A7. The RAM capacitive loading for RAS, CAS, and WE is about 10 pf per input. The loading of the address lines is about 5 to 7 pf per input. The loading of the \overline{RAS}_i , \overline{CAS}_i and \overline{WE}_i inputs to each row of memories is 160 pf. Note that RAS; and CAS; come from the same driver, which reduces timings skews which might arise if they were output from separate drivers. The address lines are outputs from another driver, and the loading on each line is 320 pf (5 pf loading times 64 DRAMs). At this point it is worth noting that if a 320-pf loading affects performance unduly, then the address lines can be split between two drivers with each having a load of 160 pf, reducing overall signal delay.

If an error-detection-and-correction scheme is used, then typically the row size expands to 22 bits from the 16 bits shown in the example. The 'S700, 'S730, 'S731 and 'S734 drivers lend themselves to such expansion, as their propagation delays are specified at 50 pF and also at 500 pF.




Figure 13. 256K X 16 Dynamic RAM Array with RAM Drivers

Die Configurations

