

Rocket Tile

RISC-V Rocket Core

Datapath

L1 I-Cache

L1 D-Cache

FPU

Page Table Walker

RoCC Interface

CC exception

CC status

CC host_id

CC busy

CC interrupt

Core cmd

Core resp

CSR req

CSR resp

Mem req

Mem resp

FPU req

FPU resp

PTW req

PTW resp

RoCC Accelerator

aUTL

UTL

L2 Bus (Tile Link)

