## RAM

L2 Cache

L1 Cache

Core 1

Core 2

L1 Cache