



### D3V3 Switching Reg (3A Max.)




### D1V8 Switching Reg (3A Max.)




The switching regulators themselves are limited to 4A. The inductors will saturate at about 3.3A limiting the total current draw to about 3A

### 1.8V to 5V Level Shifter




Level Shifting Circuit with Threshold at .996V calculated as :  
 $V_{th} = 5V * (10.0k) / (10.0k + 40.2k) = .996V$   
 For 1.8V CMOS signals this should be suitable




J10, J12, and J11 are fallback methods for bringing in power (DNP). 7A MAX.

### A3V3 LDO



### Power Good Generator

Jumper to pull up for testing without microzed.  
 When MicroZed is installed this jumper MUST be removed, because the pull-up is on the MicroZed



Testpoint Grounds. Scatter at will.

Title **dSAU Motherboard - Power**

Size: Letter

Number: 2

Revision: A

Date: 3/5/2014

Time: 3:43:16 PM


Sheet 2 of 10


File: C:\Users\Christopher Woodall\Documents\dsau-motherboard-revA\src\dsau-power.SchDoc

Boston University EDF/ECE Team 19

Christopher J. Woodall  
 cwoodall@bu.edu

**dDOS**







▲ This frontend's main responsibility is converting from an unbalanced 50-Ohm input to a balanced 50-Ohm signal for interactions into the ADC.

This particular configuration is taken from the ADS62P49 datasheet and is expected to rely on the ADC's internal filter with a cutoff of 700MHz.

External filters are suggested for best performance.



### Standard Connector to Single Channel DDS Board.






## BANK34 (1.8V)

▲ BANK34 (1.8V) is used solely for connections to the 1.8V 7bit DDR (time multiplexed) LVDS inputs from the ADS62P49 ADC, and for Control Signals (an SPI port) to and from the ADS62P49.

▲ Routing the LVDS data signals such that Channel A comes to Odd pins and channel B comes to Even pins will make routing easier.

NOTE: Exact pin assignments may change during routing. Stay vigilant



ADS62P49\_SPI\_CONFIG

ADC CONFIG

SCLK  
RESET  
CTRL2  
CTRL3  
SEN  
SDATA  
CTRL1  
SDOUT

ADC CLKEN

CLKOUT\_N

CLKOUT\_P

DB0\_P

DB0\_N

DA12\_N

DA12\_P

DB2\_P

DB2\_N

DA10\_N

DA10\_P

DB4\_P

DB4\_N

DA8\_N

DA8\_P

DB6\_P

DB6\_N

DA6\_N

DA6\_P

DB8\_P

DB8\_N

DA4\_N

DA4\_P

DB10\_P

DB10\_N

DA2\_N

DA2\_P

DB12\_P

DB12\_N

DA0\_N

DA0\_P

STATUS LED S0

STATUS LED S1

RGB LED R

STATUS LED S2

STATUS LED S3

RGB LED G

RGB LED B


SWITCH

U9C

10 JX1\_SE\_1 (Bank 34, T19)  
9 JX1\_SE\_0 (Bank 34, R19)  
82 JX1\_LVDS\_23\_P (Bank 34, P15)  
84 JX1\_LVDS\_23\_N (Bank 34, P16)  
81 JX1\_LVDS\_22\_P (Bank 34, N17)  
83 JX1\_LVDS\_22\_N (Bank 34, P18)  
74 JX1\_LVDS\_21\_P (Bank 34, W18)  
76 JX1\_LVDS\_21\_N (Bank 34, W19)  
73 JX1\_LVDS\_20\_P (Bank 34, V17)  
75 JX1\_LVDS\_20\_N (Bank 34, V18)  
68 JX1\_LVDS\_19\_P (Bank 34, T17)  
70 JX1\_LVDS\_19\_N (Bank 34, R18)  
67 JX1\_LVDS\_18\_P (Bank 34, R16)  
69 JX1\_LVDS\_18\_N (Bank 34, R17)  
62 JX1\_LVDS\_17\_P (Bank 34, V16)  
64 JX1\_LVDS\_17\_N (Bank 34, W16)  
61 JX1\_LVDS\_16\_P (Bank 34, Y18)  
63 JX1\_LVDS\_16\_N (Bank 34, Y19)  
54 JX1\_LVDS\_15\_P (Bank 34, V20)  
56 JX1\_LVDS\_15\_N (Bank 34, W20)  
53 JX1\_LVDS\_14\_P (Bank 34, T20)  
55 JX1\_LVDS\_14\_N (Bank 34, U20)  
48 JX1\_LVDS\_13\_P (Bank 34, N20)  
50 JX1\_LVDS\_13\_N (Bank 34, P20)  
47 JX1\_LVDS\_12\_P (Bank 34, N18)  
49 JX1\_LVDS\_12\_N (Bank 34, P19)  
42 JX1\_LVDS\_11\_P (Bank 34, U18)  
44 JX1\_LVDS\_11\_N (Bank 34, U19)  
41 JX1\_LVDS\_10\_P (Bank 34, U14)  
43 JX1\_LVDS\_10\_N (Bank 34, U15)  
36 JX1\_LVDS\_9\_P (Bank 34, V15)  
38 JX1\_LVDS\_9\_N (Bank 34, W15)  
35 JX1\_LVDS\_8\_P (Bank 34, T16)  
37 JX1\_LVDS\_8\_N (Bank 34, U17)  
30 JX1\_LVDS\_7\_P (Bank 34, W14)  
32 JX1\_LVDS\_7\_N (Bank 34, Y14)  
29 JX1\_LVDS\_6\_P (Bank 34, Y16)  
31 JX1\_LVDS\_6\_N (Bank 34, Y17)  
24 JX1\_LVDS\_5\_P (Bank 34, P14)  
26 JX1\_LVDS\_5\_N (Bank 34, R14)  
23 JX1\_LVDS\_4\_P (Bank 34, T14)  
25 JX1\_LVDS\_4\_N (Bank 34, T15)  
18 JX1\_LVDS\_3\_P (Bank 34, V12)  
20 JX1\_LVDS\_3\_N (Bank 34, W13)  
17 JX1\_LVDS\_2\_P (Bank 34, U13)  
19 JX1\_LVDS\_2\_N (Bank 34, V13)  
12 JX1\_LVDS\_1\_P (Bank 34, T12)  
14 JX1\_LVDS\_1\_N (Bank 34, U12)  
11 JX1\_LVDS\_0\_P (Bank 34, T11)  
13 JX1\_LVDS\_0\_N (Bank 34, T10)

MicroZed (TM) Bank34

MicroZed (Z7010)

Title **dSAU Motherboard - uZed BANK34**

Size: Letter

Number: 8

Revision: A

Date: 3/5/2014

Time: 3:43:16 PM Sheet 8 of 10

File: C:\Users\Christopher Woodall\Documents\dsau-motherboard-revA\src\dsau-micro-zed-bank34.SchDoc

Boston University EDF/ECE  
Team 19Christopher J. Woodall  
cwoodall@bu.edu

dDOS



# BANK35 (3.3V)

BANK35 (3.3V) is used as the DDS Connector Port to control up to 6 single channel DDS boards, and to control 3.3V interface logics such as the extension port, indicator LEDs and switches.

Even pins are on the outside, Odd Pins are on the inside

U9D


JX2_SE_1 (Bank 35, J15)	114	X
JX2_SE_0 (Bank 35, G14)	113	X
JX2_LVDS_23_P (Bank 35, K16)	188	X
JX2_LVDS_23_N (Bank 35, J16)	190	X
JX2_LVDS_22_P (Bank 35, M14)	187	X
JX2_LVDS_22_N (Bank 35, M15)	189	X
JX2_LVDS_21_P (Bank 35, L14)	184	X
JX2_LVDS_21_N (Bank 35, L15)	181	X
JX2_LVDS_20_P (Bank 35, N15)	183	X
JX2_LVDS_20_N (Bank 35, N16)	174	X
JX2_LVDS_19_P (Bank 35, H15)	176	X
JX2_LVDS_19_N (Bank 35, G15)	173	X
JX2_LVDS_18_P (Bank 35, K14)	175	X
JX2_LVDS_18_N (Bank 35, J14)	168	X
JX2_LVDS_17_P (Bank 35, J20)	170	X
JX2_LVDS_17_N (Bank 35, H20)	167	X
JX2_LVDS_16_P (Bank 35, G19)	169	X
JX2_LVDS_16_N (Bank 35, G20)	162	X
JX2_LVDS_15_P (Bank 35, F19)	164	X
JX2_LVDS_15_N (Bank 35, F20)	161	X
JX2_LVDS_14_P (Bank 35, G17)	163	X
JX2_LVDS_14_N (Bank 35, G18)	154	X
JX2_LVDS_13_P (Bank 35, J18)	156	X
JX2_LVDS_13_N (Bank 35, H18)	153	X
JX2_LVDS_12_P (Bank 35, H16)	155	X
JX2_LVDS_12_N (Bank 35, H17)	148	X
JX2_LVDS_11_P (Bank 35, K17)	150	X
JX2_LVDS_11_N (Bank 35, K18)	147	X
JX2_LVDS_10_P (Bank 35, L16)	149	X
JX2_LVDS_10_N (Bank 35, L17)	142	X
JX2_LVDS_9_P (Bank 35, K19)	144	X
JX2_LVDS_9_N (Bank 35, J19)	141	X
JX2_LVDS_8_P (Bank 35, M17)	143	X
JX2_LVDS_8_N (Bank 35, M18)	136	X
JX2_LVDS_7_P (Bank 35, M19)	138	X
JX2_LVDS_7_N (Bank 35, M20)	135	X
JX2_LVDS_6_P (Bank 35, L19)	137	X
JX2_LVDS_6_N (Bank 35, L20)	130	X
JX2_LVDS_5_P (Bank 35, F16)	132	X
JX2_LVDS_5_N (Bank 35, F17)	129	X
JX2_LVDS_4_P (Bank 35, E18)	131	X
JX2_LVDS_4_N (Bank 35, E19)	124	X
JX2_LVDS_3_P (Bank 35, D19)	126	X
JX2_LVDS_3_N (Bank 35, D20)	123	X
JX2_LVDS_2_P (Bank 35, E17)	125	X
JX2_LVDS_2_N (Bank 35, D18)	118	X
JX2_LVDS_1_P (Bank 35, B19)	120	X
JX2_LVDS_1_N (Bank 35, A20)	117	X
JX2_LVDS_0_P (Bank 35, C20)	119	X
JX2_LVDS_0_N (Bank 35, B20)		

MicroZed (Z7010)

MicroZed (TM) Bank35

GPIO15..0

GPIO[15..0]



Buffer Common Signals (SCLK, IOUPDATE and IORESET) to drive over the 6 connectors.

DDS MOSI1	SDIO	DDS_CONNECTOR
DDS MISO1	SDO	
DDS SCLK1	SCLK	
DDS CS1	CS	
DDS IOUPDATE1	IO_UPDATE	DDS_CONTROL_1
DDS IORESET1	IO_RESET	
DDS PWR_EN1	PWR_EN	
DDS MOSI2	SDIO	DDS_CONNECTOR
DDS MISO2	SDO	
DDS SCLK2	SCLK	
DDS CS2	CS	
DDS IOUPDATE2	IO_UPDATE	DDS_CONTROL_2
DDS IORESET2	IO_RESET	
DDS PWR_EN2	PWR_EN	
DDS MOSI3	SDIO	DDS_CONNECTOR
DDS MISO3	SDO	
DDS SCLK3	SCLK	
DDS CS3	CS	
DDS IOUPDATE3	IO_UPDATE	DDS_CONTROL_3
DDS IORESET3	IO_RESET	
DDS PWR_EN3	PWR_EN	
DDS MOSI4	SDIO	DDS_CONNECTOR
DDS MISO4	SDO	
DDS SCLK4	SCLK	
DDS CS4	CS	
DDS IOUPDATE4	IO_UPDATE	DDS_CONTROL_4
DDS IORESET4	IO_RESET	
DDS PWR_EN4	PWR_EN	
DDS MOSI5	SDIO	DDS_CONNECTOR
DDS MISO5	SDO	
DDS SCLK5	SCLK	
DDS CS5	CS	
DDS IOUPDATE5	IO_UPDATE	DDS_CONTROL_5
DDS IORESET5	IO_RESET	
DDS PWR_EN5	PWR_EN	
DDS MOSI6	SDIO	DDS_CONNECTOR
DDS MISO6	SDO	
DDS SCLK6	SCLK	
DDS CS6	CS	
DDS IOUPDATE6	IO_UPDATE	DDS_CONTROL_6
DDS IORESET6	IO_RESET	
DDS PWR_EN6	PWR_EN	

Title **dSAU Motherboard - uZed BANK35**

Boston University EDF/ECE Team 19


Size: Letter Number: 9 Revision: A

Date: 3/5/2014 Time: 3:43:16 PM Sheet 9 of 10


File: C:\Users\Christopher Woodall\Documents\dsau-motherboard-revA\src\dsau-micro-zed-bank35.SchDoc

Christopher J. Woodall  
cwoodall@bu.edu

dDOS



Polisher d0051 Under-sampling [Rev. A]  
Cristian Hordai  
BU ECE Senior Design Team 1  
BU ECE (ed, bu.edu)



6400.00

9500.00