并行处理与体系结构 (1) Parallel Processing and Architecture 2025-3-23 1

课程概况

▶ 课程名称:并行处理与体系结构(Parallel Processing and Architecture)

- ▶ 并行计算机体系结构前沿讲座→高等并行计算机体系结构→
- ▶ 研究生专业学位类别核心课
- ▶ 48学时,3学分;课表安排4-15周,每周日1-4节,4-9周北京学院路 校区新主楼A208,10-15周杭州国新院校区教学一号楼2002
- ▶ 主讲教师
  - ▶ 栾钟治
- ▶ 联系信息
  - 中德所
  - ▶ 办公地点:新主楼G413
  - ▶ 联系方式:
    - email: luan.zhongzhi@buaa.edu.cn tel: 13661355707

    - pq:9281971

第一课 开场白

- 课程概况
- ▶ 课程入门基础知识

2

课程概况(续)

- 教学方式
- ▶ 课堂讲授结合学生相关论文阅读、研讨和总结
  - ▶ 学生完成分组报告
- **▶考核方式**
- ▶ 分组报告 60%
- ▶ 期末分组课程实践 40%

5

## 课程目标和内容

- ▶随着并行体系结构逐渐成为主流,可编程性、可扩展性以及功耗等等成为急需解决和研究的热点问题
- > 以共享内存并行计算机为对象,从不同的角度探讨并 行体系结构的设计问题,让学生对并行体系结构的基 本概念和核心问题有较为深入的认识,给今后的研究 和实践打好基础
  - ▶ 现代共享内存并行计算机体系结构
  - ▶ 并行计算系统的软硬件协同设计
  - ▶ 并行计算机系统性能分析

.


7


### 课程概况(续)


### **▶ 参考教材**


多考书 Reference	作者 Author	出版社 Press
Readings in Computer Architecture	Mark D. Hill etc.	Morgan Kaufmann,
Computer Architecture: A Quantitative Approach	John L. Hennessy, A. Patterson	Morgan Kaufmann,
多核并行体系结构基础	[美] 汤孟岩 著 线德沛、杨涤龙、王 铌、杂种治、刘轶 译	机械工业出版社

6















TOP500揭示超级计算发展趋势

PERFORMANCE DEVELOPMENT


Brown
Brow

14





,



















多核处理器让你的电脑变快了吗?


















```
非确定性
          Thread I
      lock(X)
         t = balance
         t = t + 1
                                    Thread 2
         balance = t
       unlock(X)
                            → lock(Y)
                                  t = balance
                                  t = t + 1
Non-determinism
                                  balance = t
对相同输入的两次执行可能会产生不
                               unlock(Y)
同的答案
       balance = 1 🙇 2
 32
```

# M序一致性 X\* x = null; bool flag = false; // Producer Thread // Consumer Thread A: x = new X(); B: flag = true; C: while(!flag); D: x->f++; sequential consistency (SC) [Lamport 1979] memory operations appear to occur in same global order consistent with the program order 33

规则的数据并行

33

 $\begin{bmatrix} a_{00} & a_{01} & a_{02} \\ a_{10} & a_{11} & a_{12} \end{bmatrix} + \begin{bmatrix} b_{00} & b_{01} & b_{02} \\ b_{10} & b_{11} & b_{12} \end{bmatrix} =$ 


 $oxed{a}_{20}$   $a_{21}$   $a_{22}oldsymbol{igl}$   $oxed{b}_{20}$   $b_{21}$   $b_{22}oxed{\ }$ 


提前确定数据结构,数据间无差别处理


35


能否使程序具有并行的性能和串行的简单性?


34


























Shared Memory

Shared L3 Cache
Interconnect

Shared L3 Cache
Core 1

Core 1


Core 2


Shared Memory
Control

Shared L2 Cache
L3 Cache
Shared
Shared
Shared
Shared
Shared
L3 Cache
Shared
Sha



▶ 48 ▶ 软件技术的发展





关键术语 ▶ 主存储器 ▶ 一组位置的集合,每个位置都能够存储指令和数据 ▶ 每个位置都由一个用于访问该位置的地址和该位置的内容组成 ▶ CPU (中央处理器) ▶ 负责决定程序中应该执行哪条指令的控制部件.....BOSS ▶ 负责执行实际指令的算术逻辑单元(ALU).....worker ▶ 壽存器 ▶ 非常快的存储,是CPU的一部分 ▶ 程序计数器 存储下一条要执行的指令的地址 ▶ 总线 ▶ 连接CPU和内存的线和硬件 ▶ 冯诺依曼瓶颈

