CS-302 Important Mcq's
For Mid Term !!
Solve By Vu-Topper RM!!

Question No:1 **(Marks:1)** **Vu-Topper RM**
Function tables are required to represent the input/output combinations for each segment in 7-segment display.
Seven **Page 104**

Question No:2 **(Marks:1)** **Vu-Topper RM**
The decimal value "20" is equivalent to binary value __________ .
10100 **Google**

Question No:3 **(Marks:1)** **Vu-Topper RM**
Decimal number system is Base________number system
Two **Page 5**

Question No:4 **(Marks:1)** **Vu-Topper RM**
NOT gate is also known as an __________.
inverter circuit **Google**

Question No:5 **(Marks:1)** **Vu-Topper RM**
A variable can have a _____ value.
0 or 1 value **Page 71**

Question No:6 **(Marks:1)** **Vu-Topper RM**
________ come in different configurations they are identified by unique number
PALs **Page 186**

Question No:7 **(Marks:1)** **Vu-Topper RM**
Arithmetic and Logic Units can perform any of the arithmetic operations and logic operations on _____ input values.
Two **Page 147**
Four

Question No:8 **(Marks:1)** **Vu-Topper RM**
A __________ output can change from one state to the other by applying appropriate inputs.
Latch **Page 211**

Question No:9 **(Marks:1)** **Vu-Topper RM**

When the error condition is not detected in BCD adder, the circuit output is 0 and the 2nd Adder input B is set to ______.

0000 Page 142

1111

Question No:10 **(Marks:1)** **Vu-Topper RM**

A __________ attached to the Select inputs of the Demultiplexer routes the incoming serial bits to successive outputs where each bit is stored.

A counter Page 178

Question No:11 **(Marks:1)** **Vu-Topper RM**

The ________ allows both its AND Gate array and the OR gate array to be programmed independently.

PLA Page 188

Question No:12 **(Marks:1)** **Vu-Topper RM**

In 16-bit ALU, the Carry outputs C1, C2 and C3 from the Look-Ahead Carry generator circuit are generated after a gate delay of _____.

2 Page 151

4

Question No:13 **(Marks:1)** **Vu-Topper RM**

The GAL16V8 has eight _________each connected to eight product terms.

OLMCs Page 200

Question No:14 **(Marks:1)** **Vu-Topper RM**

In 1-to-4 demultiplexer, how many select lines are required

2 select lines Google

Question No:15 **(Marks:1)** **Vu-Topper RM**

In the Iterative Circuit for A>B, the output of Module 0 is 1 when

A>B of Module 1 is 1 Page 155

Question No:16 **(Marks:1)** **Vu-Topper RM**

A circuit that converts the n inputs to 2^n outputs is called________.

Decoder Google

Question No:17 **(Marks:1)** **Vu-Topper RM**
The Decimal-to-BCD Encoder has _______ output
Ten **Page 166**
Five

Question No:18 **(Marks:1)** **Vu-Topper RM**
In a Digital System, Binary data is used and represented in__________.
Parallel **Page 175**

Question No:19 **(Marks:1)** **Vu-Topper RM**
The absence of a _____________ element in sequential circuit restricts the use of digital combinational circuits to certain application areas.
Memory **Page 210**

Question No:20 **(Marks:1)** **Vu-Topper RM**
System having memory elements are called______ circuits.
Sequential circuits **Google**

Question No:21 **(Marks:1)** **Vu-Topper RM**
Demultiplexer is also called _________
Data Distributor **Page 178**

Question No:22 **(Marks:1)** **Vu-Topper RM**
When the fuse of the _________ gate input is blown to set the input to logic high, the output of the XOR gate is opposite of the OR gate output.
XOR **Page 186**

Question No:23 **(Marks:1)** **Vu-Topper RM**
Combinational Logic is used for combinational circuits, where as Registered Logic is based on ------circuits.
4 Wire **Page 194**

Question No:24 **(Marks:1)** **Vu-Topper RM**
The 4-bit ALU (74XX381) only has three function select inputs allowing only ____ different arithmetic and logic functions.
8 **Page 147**

Question No:25 (Marks:1) Vu-Topper RM
Which of the following is the MSI version of the Look-Ahead Carry Generator, which provides identical inputs and outputs except for the C4 output?
74XX182 Page 151

Question No:26 (Marks:1) Vu-Topper RM
The PROM consists of a fixed non-programmable ____________ Gate array configured as a decoder.
AND Page 182

Question No:27 (Marks:1) Vu-Topper RM
Each Octal Number digit can represent a _________ Binary Number
3 Bit Page 31

Question No:28 (Marks:1) Vu-Topper RM
The simplified expressions using either of the two K-maps are-----?
Identical Page 89

Question No:29 (Marks:1) Vu-Topper RM
The _____ gate and ____ gate implementation connected at the B input of the 4bit Adder
AND and OR Page 146

Question No:30 (Marks:1) Vu-Topper RM
In 16-Input Multiplexer, the four outputs are connected together through a 4-input ____ gate.?
OR Page 171

Question No:31 (Marks:1) Vu-Topper RM
________ is invalid number of cells in a single group formed by the adjacent cells in K-map
12 Google

Question No:32 (Marks:1) Vu-Topper RM
XOR is an abbreviation of-
Exclusively-OR Google

Question No:33 (Marks:1) Vu-Topper RM

For a 3-to-8 decoder how many 2-to-4 decoders will be required?

Decoders Google

Question No:34 (Marks:1) Vu-Topper RM

The expression F=A.B.C describes the operation of three bits ___ Gate.

0R Google

Question No:35 (Marks:1) Vu-Topper RM

How many sets of AND-OR based circuit are used to allow complemented and un-complemented B input to be applied at the B inputs of the two 4-bit Adders?

Tw0 Page 146

Question No:36 (Marks:1) Vu-Topper RM

The product terms in Standard SOP are called________

Minterms Page 85

Question No:37 (Marks:1) Vu-Topper RM

"The complement of a product of variables is equal to the sum of the complements of the variables." is known as:

Demorgan's First Theorem Page 74

Question No:38 (Marks:1) Vu-Topper RM

Basic function of a Comparator is to _________ two binary quantities.

Compare Page 153

Question No:39 (Marks:1) Vu-Topper RM

The _____ output has the output of the OR gate connected through an XOR gate to the tri-state buffer.

Programmed Polarity Page 18

Question No:40 (Marks:1) Vu-Topper RM

A Karnaugh Map is organized in the form of a(an)_______.

Array Page 89

Question No:41 (Marks:1) Vu-Topper RM

Gate is used in circuits to generate the 1's Complement of a number by inverting all its bits.

NOT Page 44

Question No:42 (Marks:1) Vu-Topper RM

The OR Gate performs a Boolean________function

Addition Page 22

Subtraction

Question No:43 (Marks:1) Vu-Topper RM

The expression F=A+B+C

OR

AND

Question No:44 (Marks:1) Vu-Topper RM

In Caveman number system the value "2" is represented by symbol __

> **Page 11**

Question No:45 (Marks:1) Vu-Topper RM

A standard SOP form has ________terms that have all the variables in the domain of the expression.

Sum Page 85

Product

Question No:46 (Marks:1) Vu-Topper RM

The 4-bit 2's complement representation of "-7" is ________

1001 Page 23

Question No:47 (Marks:1) Vu-Topper RM

The AND Gate performs a logical ________ function.

Multiplication Page 40

Question No:48 (Marks:1) Vu-Topper RM

The Adjacent 1s Detector accepts 4-bit inputs. If ________ adjacent 1s are detected in the input, the output is set to high.

2 Page 123

Question No:49 **(Marks:1)** **Vu-Topper RM**
In 16-input multiplexer, the decoder inputs ____ and ____ enable one out of the four multiplexers.
C and D **Page 171**

Question No:50 **(Marks:1)** **Vu-Topper RM**
8-bit parallel data can be converted into serial data by using ________ multiplexer
8-to-1 **Page 175**

Question No:51 **(Marks:1)** **Vu-Topper RM**
The carry, instead of rippling through the 4-bits of the individual ALU circuit, has to propagate through ___ ALU units in 16-bit ALU.
Four **Page 150**

Question No:52 **(Marks:1)** **Vu-Topper RM**
A SOP expression having a domain of 3 variables will have a truth table having ____ combinations of inputs and corresponding output values.
4 **Page 87**

Question No:53 **(Marks:1)** **Vu-Topper RM**
The _______ is the slowest and consumes more power.
Standard TTL **Page 61**

Question No:54 **(Marks:1)** **Vu-Topper RM**
The output of a NAND gate is ________ when all the inputs are one.
1 **Page 47**

Question No:55 **(Marks:1)** **Vu-Topper RM**
If the number of samples that are collected is reduced by half, the reconstructed signal will be ________ from/to the original.
Different **Page 1**

Question No:56 **(Marks:1)** **Vu-Topper RM**
Canonical form is a unique way of representing ________.
SOP **Page 117**

Question No:57 (Marks:1) Vu-Topper RM

In 16-bit ALU, The G output is activated if the 4-bi unit generate a Carry _____ irrespective of Carry___.

Out,In Page 150

Question No:58 (Marks:1) Vu-Topper RM

Any of the ______ forms of the Karnaugh Map can be used to simplify Boolean expressions

2 Page 89

Question No:59 (Marks:1) Vu-Topper RM

Quine-McCluskey and K-Map methods are used for ______ of Boolean expression.

Simplification Page 111

Question No:60 (Marks:1) Vu-Topper RM

The series of TTL chips are characterized by their_____.

Switching Speed only Page 61

Question No:61 (Marks:1) Vu-Topper RM

The ________ input selects/deselects both the decoders simultaneously.

Enable 161

Question No:62 (Marks:1) Vu-Topper RM

All ABEL statements must end with______.

; Page 203

Question No:63 (Marks:1) Vu-Topper RM

Removing the NOT gate at the output of the NOR gate result in an_____.

OR gate Page 50

Question No:64 (Marks:1) Vu-Topper RM

In Odd parity generator circuit which gate is used to detect parity errors?

XOR Page 132

Question No:65 (Marks:1) Vu-Topper RM

When the number 29 is represent on 7-segment display, which BCD input is represented on LSD display unit?

1001 Page 172

Question No:66 (Marks:1) Vu-Topper RM

The expression __________ is an example of Commutative Law for Multiplication.

AB=BA Page 72

Question No:67 (Marks:1) Vu-Topper RM

In a 4-variable K-map, a 2-variable product term is produced by

4-cell group of 1s

Question No:68 (Marks:1) Vu-Topper RM

The output of any CMOS series logic gate can be at logic high'1' or logic low '0'

3.3 and 5volt

Question No:69 (Marks:1) Vu-Topper RM

1011 – 101 =

0110

Question No:70 (Marks:1) Vu-Topper RM

(A+B).(A+C)=

AC+B

Question No:71 (Marks:1) Vu-Topper RM

_________and __________ are the steps of the Quine-McCluskey.

Find prime implicants and select minimal set of the prime implicants.

Question No:72 (Marks:1) Vu-Topper RM

When two or more sum terms are multiplied by Boolean multiplication, the result is a _____ expression.

Product-of-sums POS

Question No:73 (Marks:1) Vu-Topper RM
In 32-bit Single –Precision floating point format representation the range of exponent value is from _____to ______
+127 to -126

Question No:74 (Marks:1) Vu-Topper RM
The output of the expression F=A.B.C will be logic ______when A=1,B=0, C=1.
Zero

Question No:75 (Marks:1) Vu-Topper RM
The NOR logic gate is the same as operation of the…….gate with on inverter connected to the output
NOT

Question No:76 (Marks:1) Vu-Topper RM
The logical sum of two or more logical product terms is called
SOP
Question No:77 (Marks:1) Vu-Topper RM
The active high and active low inputs 3 to 8 decoder are as follows
One active high and two are remaining active low

Question No:78 (Marks:1) Vu-Topper RM
The 16 input multiplexer the decoder input….and…..enable one out of four multiplexer
C, D

Question No:79 (Marks:1) Vu-Topper RM
If the number of samples are collected is reduced by the half reconstructed signal will be……..from to original
Different

Question No:80 (Marks:1) Vu-Topper RM
-------has fastest switching speed and low power requirements
Advanced low power socket

Question No:81 (Marks:1) Vu-Topper RM
The multiplexer circuit has …….input (s) and…..output (s)
Multiple, signal

Question No:82 (Marks:1) Vu-Topper RM
Which of the following 4 bit has five function select inputs?
74XX181

Question No:83 (Marks:1) Vu-Topper RM
The based devolves with WC supply….vexes
+5

Question No:84 (Marks:1) Vu-Topper RM
NAND gate is formed by connecting
AND gate and then NOT gate

Question No:85 (Marks:1) Vu-Topper RM
Subtraction also have output check 1 has been
Borrowed

Question No:86 (Marks:1) Vu-Topper RM
The data digit circuit operates with which contribution of value given blow
+5volts and o volts

Question No:87 (Marks:1) Vu-Topper RM
…..occur when the same clock signal arrive at different at different clock input due to propagation delay
Clock skew

Question No:88 (Marks:1) Vu-Topper RM
If S=1and R=0 then for positive edge triggered flip flop
1

Question No:89 (Marks:1) Vu-Topper RM
The terminal count of 4 bit binary counter in the UP mode is…….
1111

Question No:90 (Marks:1) Vu-Topper RM
For a gated D latch If EN =1 and D =1 then Q (t+1) =……
1

Question No:91 (Marks:1) Vu-Topper RM
A non shot mono stable device contain……
NOR gate resister,capacitor and NOT gate

Question No:92 (Marks:1) Vu-Topper RM
74Als' stands for……
Advanced low power Schottky TTL

Question No:93 (Marks:1) Vu-Topper RM
Addition of two decimal digits in BCD can be done through
BCD adder

Question No:94 (Marks:1) Vu-Topper RM
Which one is true
Powe consumption of TTL is higher from CMOS

Question No:95 (Marks:1) Vu-Topper RM
Both the multiplexer are selected simultaneously when….is not to logic….. In 2 input 8 bit multiplexer
S LOW

Question No:96 (Marks:1) Vu-Topper RM
The complement of product of variable is equal to the sum of complement of variable is known as
DeMorgan's second theorem

Question No:97 (Marks:1) Vu-Topper RM
A slandered interface for programming in system PLD consists
4 wires

Question No:98 (Marks:1) Vu-Topper RM
In 8 multiplexer the two output are connected though a gate
AND

Question No:99 (Marks:1) Vu-Topper RM

The……select input (S) of the 4 input multiplexer are common dual 4 input multiplexer

Two

Question No:100 (Marks:1) Vu-Topper RM

Maxterm is the sum of……of the corresponding monetary with its literal complemented

Terms

Question No:101 (Marks:1) Vu-Topper RM

The below are integrated circuit technologies except

ETMOS

Question No:102 (Marks:1) Vu-Topper RM

Any of the……forms of the karnaugh map can be used to simplify Boolean expression

Two

Question No:103 (Marks:1) Vu-Topper RM

What is the value of output adding of following binary number 1011+1110

11001

Question No:104 (Marks:1) Vu-Topper RM

The GAL22v10 is popular GAL having…….input and10 input/output

12

Question No:105 (Marks:1) Vu-Topper RM

A standard SOP has …….term that have all variable in the domain of expression

Sum

Question No:106 (Marks:1) Vu-Topper RM

Which of the following is not correct method of grouping

On corners

Question No:107 (Marks:1) Vu-Topper RM

In gate SR latch what is the value of the output of EN=1,S=0 and R=0?

1

Question No:108 (Marks:1) Vu-Topper RM

The minimum time required for the input logic levels to remain stable before the clock transition occurs is known as the

Set- up time

Question No:109 (Marks:1) Vu-Topper RM

A one- shot mono-stable device contains=

NOR gate, Resistor, capacitor and NOT Gate

Question No:110 (Marks:1) Vu-Topper RM

We have a digital circuit Different parts of circuit operate at different clock frequencies (4MHZ,2MHZ and 1MHZ), but we have a single clock sources of circuit we can get help by using

J-k flip-flop

Question No:111 (Marks:1) Vu-Topper RM

A Divide- by 20 counter can be achieved by using

Flip-Flop and DIV 10

Question No:112 (Marks:1) Vu-Topper RM

The terminal count of a 4-bit binary counter in the Up mode is

1111

Question No:113 (Marks:1) Vu-Topper RM

For a gated D-latch if EN-1 and D=1 then Q(t+1)=

1

Question No:114 (Marks:1) Vu-Topper RM

The ABEL symbol for “OR” operation is

#

Question No:115 (Marks:1) Vu-Topper RM

The domain of the expression AB’CD+AB’+CD+B is

A,B,C and D

Question No:116 (Marks:1) Vu-Topper RM
Boolean Addition operation is performed by a(n)..…gate
OR

Question No:117 (Marks:1) Vu-Topper RM
The maximum decimal number that can be represented using the 64-bit unsigned represented is..
(2^64)-1

Question No:118 (Marks:1) Vu-Topper RM
If the numbers of samples that are collected is reduced by half the reconstructed signal will be…form/to the original
Different

Question No:119 (Marks:1) Vu-Topper RM
Is used when the output is connected back to the input of the PAL or if the output pin is used as a
Combinational input/ output

Question No:120 (Marks:1) Vu-Topper RM
The GAL22V10 is a popular device having inputs and ten inputs/outputs
12

Question No:121 (Marks:1) Vu-Topper RM
Power dissipation of device's remaining constant throughout their operation
TTL

Question No:122 (Marks:1) Vu-Topper RM
Two 2-input ,4-bit multiplexers 74x157 can be connected to implement a…multiplexer.
2- input,8bit

Question No:123 (Marks:1) Vu-Topper RM
Digital circuits operate with voltage value (s).
2

Question No:124 (Marks:1) Vu-Topper RM
Canonical from is a unique way of representing
Boolean Expression

Question No:125 (Marks:1) Vu-Topper RM
High level Noise margins (VNH) of CMOS 5volt series circuit is
3.3v

Question No:126 (Marks:1) Vu-Topper RM
Consider A=1, B=0,C=1 B and C represent the input of three bit NAND gate, the output of the NAND gate will be.
No output as input is invalid

Question No:127 (Marks:1) Vu-Topper RM
Maxterm is the sum of the corresponding minterm with its literal complemented.
Word

Question No:128 (Marks:1) Vu-Topper RM
(A+B).(A+C)=
AC+B

Question No:129 (Marks:1) Vu-Topper RM
Suppose we want to transmit the data" 10001101", and an "Even-parity" bit scheme is used to detect errors the parity bit added to this data will be
0

Question No:130 (Marks:1) Vu-Topper RM
The implement the decoder circuit having inputs and outputs. Function tables have to be drawn which represent the output status of each Output line for or combinations of inputs
1 and 9

Question No:131 (Marks:1) Vu-Topper RM
Parts of logic gate identifies the switching
XX

Question No:132 (Marks:1) Vu-Topper RM

Sum term (max term) is implemented using ….gates

OR

Question No:133 (Marks:1) Vu-Topper RM

This function table represents __________ Gate.

Or gate

Question No:134 (Marks:1) Vu-Topper RM

which one of the following is not a valid rule of Boolean algebra?

$A = \bar{A}$

Question No:135 (Marks:1) Vu-Topper RM

How many data select lines are required for selecting eight inputs?

3

Question No:136 (Marks:1) Vu-Topper RM

The 4-variable Karnaugh Map (K-Map) has ______rows and ___colums

4,4

Question No:137 (Marks:1) Vu-Topper RM

Don't care conditions are marked as ___________ in the output column of the function table

X

Question No:138 (Marks:1) Vu-Topper RM

An example of SOP expression is

both (a) and (b)

Question No:139 (Marks:1) Vu-Topper RM

"1101" in signed representation is equivalent to ________

13

Question No:140 (Marks:1) Vu-Topper RM

In decimal value "275" the weight of the digit "7" is

100

Question No:141 (Marks:1) Vu-Topper RM
The decimal “10” will have an octal equivalent
9

Question No:142 (Marks:1) Vu-Topper RM
Caveman number system is Base ______ number system
5

Question No:143 (Marks:1) Vu-Topper RM
When an Asynchronous sequential circuit changes two or more binary states variables a Condition occurs called ____________
Race condition

Question No:144 (Marks:1) Vu-Topper RM
Time delay device is memory element of______________
Asynchronous circuits

Question No:145 (Marks:1) Vu-Topper RM
Boolean function must be brought into________ To perform product of max terms
OR terms

Question No:146 (Marks:1) Vu-Topper RM
The binary number 10101 is equivalent to the decimal number____________.
21

Question No:147 (Marks:1) Vu-Topper RM
The Boolean expression A BC D is—
Sum term

Question No:148 (Marks:1) Vu-Topper RM
The universal gate is_________________.
NAND gate

Question No:149 (Marks:1) Vu-Topper RM
According to Boolean algebra absorption law, which of the following is correct?
xy+y=x

Question No:150 (Marks:1) Vu-Topper RM
A Boolean function may be transformed into
logical diagram

Question No:151 (Marks:1) Vu-Topper RM
The inverter is ______________
NOT gate

Question No:152 (Marks:1) Vu-Topper RM
The resulting circuit of a NAND gate are connected together is________
NOT gate

Question No:153 (Marks:1) Vu-Topper RM
OR gate and ___________ will form The NOR gate?
NOT gate

Question No:154 (Marks:1) Vu-Topper RM
The NAND gate is AND gate followed by …………………
NOT gate

Question No:155 (Marks:1) Vu-Topper RM
Max terms are also called____________.
Standard sum

Question No:156 (Marks:1) Vu-Topper RM
By the repeated use of ___________Digital circuit can be made
NAND gates

Question No:157 (Marks:1) Vu-Topper RM
The only function of NOT gate is_____________ of the following.
Invert input signal

Question No:158 **(Marks:1)** **Vu-Topper RM**
Boolean algebra is defined as a set of________.
two values

Question No:159 **(Marks:1)** **Vu-Topper RM**
If S=1 and R=1, for negative edge triggered flip-flop then Q(t+1) =
Invalid

Question No:160 **(Marks:1)** **Vu-Topper RM**
Adjacent 1s detector circuit will have active low output for the input
1101

Question No:161 **(Marks:1)** **Vu-Topper RM**
The 3-to-8 Decoder has active-low outputs and three extra _____ gates connected at the three inputs to reduce the four unit load to a single unit load.
Not

Question No:162 **(Marks:1)** **Vu-Topper RM**
Adjacent 1s detector circuit will have active high output for the input.
0011 Page 123

Question No:163 **(Marks:1)** **Vu-Topper RM**
Modern information techniques are relying more on ______ transmission.
Digital

Question No:164 **(Marks:1)** **Vu-Topper RM**
The ______ select input(s) of the two 4-input multiplexers are common in Dual 4-input multiplexer.
Two

Question No:165 **(Marks:1)** **Vu-Topper RM**
Select the mode of programming in which GAL 16V8 cam be programmed.
All of the given option

Question No:166 (Marks:1) Vu-Topper RM

___________________ has the fastest switching speed and low power requirement.

Advanced low power Schottky

Question No:167 (Marks:1) Vu-Topper RM

The PLA can be programmed to give an output of constant ______ or

0.1

Question No:168 (Marks:1) Vu-Topper RM

The minimum time for which the input signal has to be maintained at the input of flip-flop is called ___ of the flip-flop.

Hold time

Question No:169 (Marks:1) Vu-Topper RM

Each stage of Master-slave flip-flop works at ___ of the clock signal.

One half

Question No:170 (Marks:1) Vu-Topper RM

In Master-Slave flip-flop the clock signal is connected to slave flip-flip using ___

NOT

Question No:171 (Marks:1) Vu-Topper RM

The n flip-flops store ___ states.

2^n

Question No:172 (Marks:1) Vu-Topper RM

When the ___ Hz sampling interval is selected, the signal at the output of the J-K flip-flop has a time period of ___

1,2

Question No:173 (Marks:1) Vu-Topper RM

A positive edge-trigged flip-flop changes its state when ___

Low-to-high transition of clock

Question No:174 (Marks:1) Vu-Topper RM
Which of the following is the octal equivalent of 28 decimal number?
34

Question No:175 (Marks:1) Vu-Topper RM
The ________ input select/deselects both the decoders simultaneously.
Enable

Question No:176 (Marks:1) Vu-Topper RM
NAND and __________ gates are known as Universal Gates.
NOR

Question No:177 (Marks:1) Vu-Topper RM
The declaration section of ABEL generally includes the device declaration, _________declarations and set declarations.
Pin

Question No:178 (Marks:1) Vu-Topper RM
An SOP expression having a domain of 2 variables will have a truth table having ________combinations of inputs and corresponding output values.
4

Question No:179 (Marks:1) Vu-Topper RM
In the 32-bit Single Precision Floating formation, the exponent value ______________ is reserved to represent 0 exponents.
0

Question No:180 (Marks:1) Vu-Topper RM
CMOS technology is characterized by low power dissipation with ______ switching speeds.
Slow

Question No:181 (Marks:1) Vu-Topper RM
The complement of a variable is always
The inverse of the variable

Question No:182 (Marks:1) Vu-Topper RM

A (B + C) = A.B + A.C is the expression of ____________________.

Distributive Law

Question No:183 (Marks:1) Vu-Topper RM

If the number 2025 is represented in floating point, then exponent is

3

Question No:184 (Marks:1) Vu-Topper RM

Excess-8 code of -6 is ________________________.

0010

Question No:185 (Marks:1) Vu-Topper RM

A 3-variable Karnaugh map has

Eight cells

Question No:186 (Marks:1) Vu-Topper RM

To represent in digital value, the number of digit (0s and 1s) that represents a quantity is ___________________ to the range of values that are to be represented.

Proportional

Question No:187 (Marks:1) Vu-Topper RM

The expression F-A+B+C describes the operation of three bits___ **Gate.** **OR**

Question No:188 (Marks:1) Vu-Topper RM

GAL Two 2-bit comparator circuits can be connected to form single 4bit comparator

True

Question No:189 (Marks:1) Vu-Topper RM

The output of the expression F=A+B+C will be Logic ________when A=0, B=1, C=1. the symbol""+"" here represents OR Gate

One

Question No:190 (Marks:1) Vu-Topper RM
If an active-HIGH S-R latch has a 0 on the S input and a 1 on the R input and then the R input goes to 0, the latch will be ________.
SET

Question No:191 (Marks:1) Vu-Topper RM
3.3 v CMOS series is characterized by __________ and_________as compared to the 5 v CMOS series.
Fast switching speeds, very low power dissipation (page61)

Question No:192 (Marks:1) Vu-Topper RM
The binary value "1010110" is equivalent to decimal __________
86

Question No:193 (Marks:1) Vu-Topper RM
The _______ Encoder is used as a keypad encoder.
Decimal -to-BCD Priority

Question No:194 (Marks:1) Vu-Topper RM
The Quad Multiplexer has _____ outputs
4

Question No:195 (Marks:1) Vu-Topper RM
Demultiplexer has
Single input and multiple outputs.

Question No:196 (Marks:1) Vu-Topper RM
2-input, 8-bit Multiplexer, by setting the S input to logic_____the____ inputs of both the multiplexers are selected.
High, B

Question No:197 (Marks:1) Vu-Topper RM
Tri-State Buffer is a ___ gate with a control line that disconnects the
NOT

Question No:198 (Marks:1) Vu-Topper RM
The 4-bits 2's complement representation of "7" is ____________
1001

Question No:199 (Marks:1) Vu-Topper RM

The binary number 1011,101 has an Integer part represented by________ and a fraction part ___ separated by a decimal point.

1011,101

Question No:200 (Marks:1) Vu-Topper RM

The ___________ description is used to simulate the logic circuit and verify its operation.

Test vector

Question No:201 (Marks:1) Vu-Topper RM

How many outputs can an integrated circuit comparator have?

Three

Question No:202 (Marks:1) Vu-Topper RM

Which of the following is not the correct method of grouping?

Diagonally

Question No:203 (Marks:1) Vu-Topper RM

The product of an XOR gate is zero(0), when _________All the inputs are zero

I and IV only

Question No:204 (Marks:1) Vu-Topper RM

--------------methods are used to Convert Decimal fractions to Binary.

2

Question No:205 (Marks:1) Vu-Topper RM

To display the number___ the BCD number 0010 representing the MSD is applied at the inputs of the BCD to 7-segment display circuit connected to the MSD &-Segment Display digit

2

Question No:206 (Marks:1) Vu-Topper RM

A SOP expression is equal to I ____________

When one or more product terms in the expression arc equal to 1

Question No:207 **(Marks:1)** **Vu-Topper RM**
The output A B is set to I when the input combinations is
A=01, B=10

Question No:208 **(Marks:1)** **Vu-Topper RM**
If we multiply “723” and “34” by representing them in floating point notation i.e. by first, converting them inflating point representation and then multiplying them, the value of mantissa of result will be ________
24.582

Question No:209 **(Marks:1)** **Vu-Topper RM**
The output of the expression FA+B+C will be Logic ______represents OR Gate.
10(binary)

Question No:210 **(Marks:1)** **Vu-Topper RM**
The binary value “1010110” is equivalent to decimal _________
86 (According to Formula)

Question No:211 **(Marks:1)** **Vu-Topper RM**
Divide-by-32 counter can be achieved by using
Flip-Flop and DIV 10
Flip-Flop and DIV 16
Flip-Flop and DIV 32
DIV 16 and DIV 32

Question No:212 **(Marks:1)** **Vu-Topper RM**
The counter states or the range of numbers of a counter is determined by the formula. (“n” represents the total number of flip-flops)
(n raise to power 2)
(n raise to power 2 and then minus 1)
(2 raise to power n)
(2 raise to power n and then minus 1)

Question No:213 **(Marks:1)** **Vu-Topper RM**
A 4- bit UP/DOWN counter is in DOWN mode and in the 1010 state. on the next clock pulse, to what state does the counter go?
1001

1011
0011
1100

Question No:214 (Marks:1) Vu-Topper RM
A 4-bit binary UP/DOWN counter is in the binary state zero. the next state in the DOWN mode is___________
0001
1111
1000
1110

Question No:215 (Marks:1) Vu-Topper RM
Divide-by-160 counter is achieved by using
Flip-Flop and DIV 10
Flip-Flop and DIV 16
DIV 16 and DIV 32
DIV 16 and DIV 10

Question No:216 (Marks:1) Vu-Topper RM
A counter is implemented using three (3) flip-flops, possibly it will have ______ maximum output status.
3
7
8
15

Question No:217 (Marks:1) Vu-Topper RM
RCO stands for ________
Reconfiguration Counter Output
Ripple Counter Output
Reconfiguration Clock Output
Ripple Clock Output

Question No:218 (Marks:1) Vu-Topper RM
For a down counter that counts from (111 to 000), if current state is "101" the next state will be

111
110
010
None of given options

Question No:219 **(Marks:1)** **Vu-Topper RM**
A Divide-by-20 counter can be achieved by using
Flip-Flop and DIV 10
Flip-Flop and DIV 16
Flip-Flop and DIV 32
Div 10 and DIV 16

Question No:220 **(Marks:1)** **Vu-Topper RM**
The 74HC163 is a 4-bit Synchronous Counter.it has.............data output pins
2
4
6
8

Question No:221 **(Marks:1)** **Vu-Topper RM**
__________ Counters as the name indicates are not triggered simultaneously
Asynchronous
Synchronous
Positive-Edge triggered
Negative-Edge triggered

Question No:222 **(Marks:1)** **Vu-Topper RM**
A synchronous decade counter will have _____ flip-flops
3
4
10

Question No:223 **(Marks:1)** **Vu-Topper RM**
Karnaugh map is used in designing
a clock a counter
an UP/DOWN counter

All of the above

Question No:224 **(Marks:1)** **Vu-Topper RM**
___________ is said to occur when multiple internal variables change due to change in one input variable
Hold and Wait
Clock Skew
Race condition
Hold delay

Question No:225 **(Marks:1)** **Vu-Topper RM**
An Astablemultivibrator is known as a(n) _____
Oscillator
Booster
One-shot
Dual-shot

Question No:226 **(Marks:1)** **Vu-Topper RM**
__________occurs when the same clock signal arrives at different times at different clock inputs due to propagation delay.
Race condition
Clock Skew
Ripple Effect
None of given options

Question No:227 **(Marks:1)** **Vu-Topper RM**
The glitches due to "Race Condition" can be avoided by using a __
Gated flip-flops
Pulse triggered flip-flops
Positive-Edge triggered flip-flops
Negative-Edge triggered flip-flops

Question No:228 **(Marks:1)** **Vu-Topper RM**
In case of cascading Integrated Circuit counters, the enable inputs and RCO of the Integrated Circuit counters allow cascading of multiple counters together
True
False

Question No:229 (Marks:1) Vu-Topper RM
A decade counter can be implemented by truncating the counting sequence of a MOD-20 counter.
True

Question No:230 (Marks:1) Vu-Topper RM
The terminal count of a 4-bit binary counter in the DOWN mode is___.
0000
0011
1100
1111

Question No:231 (Marks:1) Vu-Topper RM
An Asynchronous Down-counter is implemented (Using J-K flipflop) by connecting______
Q output of all flip-flops to clock input of next flip-flops
Q’ output of all flip-flops to clock input of next flip-flops
Q output of all flip-flops to J input of next flip-flops
Q’ output of all flip-flops to K input of next flip-flops

Question No:232 (Marks:1) Vu-Topper RM
The terminal count of a modulus-13 binary counter is
0000
1101

Question No:233 (Marks:1) Vu-Topper RM
A decade counter is ________
Mod-3 counter
Mod-5 counter
Mod-8 counter
Mod-10 counter

Question No:234 (Marks:1) Vu-Topper RM
The Synchronous counters are also known as Ripple Counters:
True
False

Question No:235 (Marks:1) Vu-Topper RM

In a 4-bit binary counter, the next state after the terminal count in the DOWN mode is___________

0000

1111

0001

10000

Question No:236 (Marks:1) Vu-Topper RM

Design of state diagram is one of many steps used to design

a clock a truncated counter an UP/DOWN counter

Any counter

Question No:237 (Marks:1) Vu-Topper RM

Multiplexers are also known as ____________.

Data Selectors

Question No:238 (Marks:1) Vu-Topper RM

Sum term (Max term) is implemented using _________ gates

OR

Question No:239 (Marks:1) Vu-Topper RM

If two numbers in BCD representation generate an invalid BCD number then the binary _________ is added to the result

1111

Question No:240 (Marks:1) Vu-Topper RM

TTL based devices work with a dc supply of ____ Volts

+5

Question No:241 (Marks:1) Vu-Topper RM

How many bits must each word have in one-to-four line de-multiplexer to be implemented using a memory?

1Bits

Question No:242 (Marks:1) Vu-Topper RM

The total amount of memory is depends upon __________

The size of the address bus of the microprocessor

Question No:243 (Marks:1) Vu-Topper RM

_______________ can be determined the Instability condition.

logic diagram

Question No:244 (Marks:1) Vu-Topper RM

If we add an inverter at the output of AND gate, what function is produced?

NAND

Question No:245 (Marks:1) Vu-Topper RM

Which is also known as coincidence detector?

AND gate

Question No:246 (Marks:1) Vu-Topper RM

Transition table include ___________________

Squares

Question No:247 (Marks:1) Vu-Topper RM

For every possible combination of logical states in the inputs, which table shows the logical state of a digital circuit output?

Truth table

Question No:248 (Marks:1) Vu-Topper RM

Stack is an acronym for __________________

LIFO memory

Question No:249 (Marks:1) Vu-Topper RM

Positive OR gate is also a negative

AND gate

Question No:250 (Marks:1) Vu-Topper RM

First operator precedence for evaluating Boolean expressions is

Parenthesis

Question No:251 (Marks:1) Vu-Topper RM

The output is________ When an input signal 1 is applied to a NOT gate

0

Question No:252 (Marks:1) Vu-Topper RM

The value of n is ____________when the resolution of an n bit DAC with a maximum input of 5 V is 5 mV.

10

Question No:253 (Marks:1) Vu-Topper RM

2’s complement of binary number 0101 is ____________

1011

Question No:254 (Marks:1) Vu-Topper RM

An OR gate has 4 inputs. The output is ……. When One input is high and the other three are low.

High

Question No:255 (Marks:1) Vu-Topper RM

convert BCD to seven segments ___________device is used.

Decoder

Question No:256 (Marks:1) Vu-Topper RM

Decimal number 10 is equal to binary number ________.

1010

Question No:257 (Marks:1) Vu-Topper RM

In 2’s complement representation the number 11100101 represents the decimal number _________.

-27

+28

Question No:258 (Marks:1) Vu-Topper RM

BCD input 1000 is fed to a 7 segment display through a BCD to 7 segment decoder/driver. The segments which will lit up are______.

All

Question No:259 (Marks:1) Vu-Topper RM

In asynchronous digital systems all the circuits change their state with respect to a common clock

False

True

Question No:260 (Marks:1) Vu-Topper RM

Which of the number is not a representative of hexadecimal system?

"1001" correct

Question No:261 (Marks:1) Vu-Topper RM

To get the answer "1" in Boolean addition of three variables, _________

One of the variables must be 1

Question No:262 (Marks:1) Vu-Topper RM

The 3-variable Karnaugh Map (K-Map) has ________ cells for min or max terms

8

Question No:263 (Marks:1) Vu-Topper RM

Consider A=1,B=0,C=1. A, B and C represent the input of three bit NAND gate the output of the NAND gate will be ______

Zero

Question No:264 (Marks:1) Vu-Topper RM

The Binary number 1011.101 has an Integer part represented by ______ and a fraction part _____ separated by a decimal point.

1011, 101

Question No:265 (Marks:1) Vu-Topper RM

Adding two octal numbers "36" and "71" result in _________

127

Question No:266 (Marks:1) Vu-Topper RM

The first Least Most digit in decimal number system has

Has position 0 and weight equal to 1

Question No:267 (Marks:1) Vu-Topper RM

NOR Gate can be used to perform the operation of AND, OR and NOT Gate

TRUE

False

Question No:268 (Marks:1) Vu-Topper RM
The three fundamental gates are ____________
NOT, OR, AND

Question No:269 (Marks:1) Vu-Topper RM
For a Standard SOP expression, a ____ is placed in the cell corresponding to the product term present in the expression.
1

Question No:270 (Marks:1) Vu-Topper RM
The carry propagation delay problem in parallel binary adder can be solved by ____________.
Using two full adders

Question No:271 (Marks:1) Vu-Topper RM
Two 2-input, 4-bit mulitplexers 74X157 can be connected to implement a ________ multiplexer.
2-input, 8-bit

Question No:272 (Marks:1) Vu-Topper RM
The octal equivalent of the following binary number is ________
117

Question No:273 (Marks:1) Vu-Topper RM
A’ is written is ABEL as____________________.
!A

Question No:274 (Marks:1) Vu-Topper RM
Which of the following is the hexadecimal equivalent of 28?
1C

Question No:275 (Marks:1) Vu-Topper RM
The look-ahead carry circuits__________
Reduce propagation delay

Question No:276 (Marks:1) Vu-Topper RM

Both the multiplexers are selected simultaneously when ________is set to logic ______ in 2-inputs, 8-bit Multiplexer.

G, Low

Question No:277 (Marks:1) Vu-Topper RM

Function labels required to represent the input/output combinations for each segment in 7-segment display

7

Question No:278 (Marks:1) Vu-Topper RM

Which of the following gates has the outputs 1 if and only if at last one input is 1?

OR

Question No:279 (Marks:1) Vu-Topper RM

Digital circuits operate with______ voltage value(s)

2

Question No:280 (Marks:1) Vu-Topper RM

A sop expression can be implemented by on ___combination of gates.

AND-OR

Question No:281 (Marks:1) Vu-Topper RM

The between expression X-AB+CD represents

Two ANDs O Red together

Question No:282 (Marks:1) Vu-Topper RM

In the keyboard encoder, how many times per second does the ring counter scan the key board?

650 scans/second

Question No:283 (Marks:1) Vu-Topper RM

The FAST Model Page Access allows ________ memory read and access times when reading successive data values stored in consecutive locations on the same row.

Faster

Question No:284 (Marks:1) Vu-Topper RM
GAL can be reprogrammed as instead of fuses E2CMOS logic is used which can be programmed to connect a _________ with a _________.
row, column

Question No:285 (Marks:1) Vu-Topper RM
Which of the following Output Equations determines the output of the State Machine?
MAX = Q0Q1EN

Question No:286 (Marks:1) Vu-Topper RM
The maximum value, represented by a single hexadecimal digit is ___.
"F"

Question No:287 (Marks:1) Vu-Topper RM
If the voltage drop across the active load is 0 volts due to absence of current the comparator output is a _________.
1

Question No:288 (Marks:1) Vu-Topper RM
The Static Ram (SRAM) is non-volatile and is not a _________ density memory as a latch is required to store a single bit of information.
High

Question No:289 (Marks:1) Vu-Topper RM
Dem organ's two theorems prove the equivalency of the NAND and _________ gates and the NOR and _________ gates respectively.
Negative-OR, Negative-AND

Question No:290 (Marks:1) Vu-Topper RM
Two signals _________ and _________ provide the timing inputs to the State Machine.
PTIME and QTIME

Question No:291 (Marks:1) Vu-Topper RM
PLDs have In-System Programming (ISP) capability that allows the __ to be programmed after they have been installed on a circuit board.
PLDs Page 194

Question No:292 (Marks: 1) Vu-Topper RM

The CONSTATE.CLK = Clock is used to indicate that the _________ state variables change on a clock transition.

CONSTATE

Question No:293 (Marks:1) Vu-Topper RM

Two types of memories namely the first in-first out (FIFO) memory and last in first out (LIFO) are implemented using _________.

Shift Registers

Question No:294 (Marks:1) Vu-Topper RM

The normal data inputs to a flip-flop (D, S and R, J and K, T) are referred to as _________ inputs.

Synchronous

Question No:295 (Marks:1) Vu-Topper RM

The Synchronous SRAM also has a Burst feature which allows the Synchronous SRAM to read or write up to _________ location(s) using a single address.

Four

Question No:296 (Marks:1) Vu-Topper RM

In NAND based S-R latch, output of each _________ gate is connected to the input of the other _________ gate.

NAND, NAND

Question No:297 (Marks:1) Vu-Topper RM

Implementing the Adjacent 1s detector circuit directly from the function table based on the SOP form requires _________ gates for the 8 product terms (minterms) with an 8-input OR gate.

8 AND

Question No:298 **(Marks:1)** **Vu-Topper RM**

The _________ input overrides the _________ input.

Asynchronous, synchronous

Question No:299 **(Marks:1)** **Vu-Topper RM**

The 64-cell array organized as 8 x 8 cell array is considered

8-byte memory

Question No:300 **(Marks:1)** **Vu-Topper RM**

Memory is arranged in _________.

Two-dimensional manner

Question No:301 **(Marks:1)** **Vu-Topper RM**

Subtractors also have output to check if 1 has been _________.

Primed

Question No:302 **(Marks:1)** **Vu-Topper RM**

The Test Vector definition defines the test vectors for all the three counter inputs and _________ counter output/outputs.

Three

Question No:303 **(Marks:1)** **Vu-Topper RM**

A multiplexer with a register circuit converts

Parallel data to serial

Question No:304 **(Marks:1)** **Vu-Topper RM**

The S-R latch has two inputs, therefore _________ different combinations of inputs can be applied to control the operation of the S-R latch.

four

Question No:305 **(Marks:1)** **Vu-Topper RM**

Why demultiplexer is called a data distributor?

Single input to Single Output

Question No:306 (Marks:1) Vu-Topper RM
When the transmission line is idle in an asynchronous transmission
It is set to logic high

Question No:307 (Marks:1) Vu-Topper RM
UVERPROM is stands for
Ultra-Voilet

Question No:308 (Marks:1) Vu-Topper RM
In memory write cycle, the time for which the WE signal remains active is known as the _________.
Write pulse width

Question No:309 (Marks:1) Vu-Topper RM
The outputs of SR latches in elevator state machine are feed back to the _________ gate array for connection to the D-flipflops.
AND

Question No:310 (Marks:1) Vu-Topper RM
PALs tend to execute _________ logic.
SOP

Question No:311 (Marks:1) Vu-Topper RM
The ROM used by a computer is relatively _________ as it stores few buyers of code used to Boot the Computer system on power up.
Small

Question No:312 (Marks:1) Vu-Topper RM
Which signal must remain valid in memory write cycle after data is applied at the data input lines and must remain valid for a minimum time duration towed?
WE

Question No:313 (Marks:1) Vu-Topper RM
You have to choose suitable option when your timer will reset by considering this given code:
TRSTATE.CLK = clk;

TMRST: = (TRSTATE = = NSY2) # (TRSTATE = = EWY2);
NSY2 or EWY2

Question No:314 (Marks:1) Vu-Topper RM
A NOR based S-R latch is implemented using _________ gates instead of _________ gates.
NOR, NAND

Question No:315 (Marks:1) Vu-Topper RM
Implementation of Latch is required almost _________ transistor.
Six

Question No:316 (Marks:1) Vu-Topper RM
In distributed mode, for a 1024 x 1024 DRAM memory and a refresh cycle of 8 msec, each of the 1024 rows has to be refreshed in _________ when Distributed refresh is used.
7.8 microsec

Question No:317 (Marks:1) Vu-Topper RM
The NOR logic gate is the same as the operation of the _________ gate with an inverter connected to the output.
NAND

Question No:318 (Marks:1) Vu-Topper RM
The next state table for REQ1, FLOOR1 and OPEN inputs indicates that the _________ can be pressed at any time either on the first floor or the second floor in elevator.
REQ1

Question No:319 **(Marks:1)** **Vu-Topper RM**

Consider A=1, B=0, C=1. A, B and C represent the input of three bit NAND gate, the output of the NAND gate will be _________.

One

Question No:320 **(Marks:1)** **Vu-Topper RM**

The ABEL Input file can use a _________ instead of the equation to specify the Boolean expressions.

Truth Table

Question No:321 **(Marks:1)** **Vu-Topper RM**

In DRAM read cycle R /W⁻ signal is activated to read data which is made available on the _________ data line.

D(OUT)

Question No:322 **(Marks:1)** **Vu-Topper RM**

Implementation of the FIFO buffer in _________ is usually takes the form of a circular buffer.

RAM

Question No:323 **(Marks:1)** **Vu-Topper RM**

As data values are written or read from the RAM Stack Pointer Register increments or decrements its contents always pointing to the stack __.

Top

Question No:324 **(Marks:1)** **Vu-Topper RM**

Which one flip-flop has an invalid output state?

SR

Question No:325 (Marks:1) Vu-Topper RM
The Transition table is very similar to the ________ table.
State

Question No:326 (Marks:1) Vu-Topper RM
Consider the sum of weight method for converting decimal into binary value, ________ is the highest weight for 411.
256

Question No:327 (Marks:1) Vu-Topper RM
Cin is part of ________ Adder.
Full

Question No:328 (Marks:1) Vu-Topper RM
Flash memories Operation are classified into ________ different operation.
Two

Question No:329 (Marks:1) Vu-Topper RM
A Product term is 0 when______
Any one literal is 0

Question No:330 (Marks:1) Vu-Topper RM
In 8-inpit multiplexer, the two outputs are connected through a/an___gate.
OR

Question No:331 (Marks:1) Vu-Topper RM
Device dissipate varying amount of power depending upon the frequency of operation.
CMOS

Question No:332 (Marks:1) Vu-Topper RM
A standard POS from has ____ ters that have all the variables in the domain of the expression.
Sum

Question No:333 **(Marks:1)** **Vu-Topper RM**
Cascading Priority Encoders, the EO output is connected to the EI input of the encoder which handles_____.
Lower priority inputs

Question No:334 **(Marks:1)** **Vu-Topper RM**
Which of the following is the example of comparator?
XNOR

Question No:335 **(Marks:1)** **Vu-Topper RM**
IN CMOS 5 Volt series, Input voltage of Logic high signal (VIH) with a ranges from ____ to ____ volts.
3,5,5

Question No:336 **(Marks:1)** **Vu-Topper RM**
The Adjacent 1 S Detector accepts 4-bits input. If ____ adjacent 1S are detected in the input, the output is set to high.
4

Question No:337 **(Marks:1)** **Vu-Topper RM**
DE Morgan's two theorems prove the equivalency of the NAND and _____ gates and the NOR and _____ gates respectively.
Negative-AND, Negative-OR

Question No:338 **(Marks:1)** **Vu-Topper RM**
Sequential circuit memory elements are connected with____.
Clock

Question No:339 **(Marks:1)** **Vu-Topper RM**
In the 32-bit Single Precision Floating Point format, the exponent value____ is reserved to represent infinity exponents.
255

Question No:340 (Marks:1) Vu-Topper RM
The limitation in implementation of parallel binary address is known as_________.
Carry input

Question No:341 (Marks:1) Vu-Topper RM
The Gray code is different form the unsigned binary code because___.
Successive value of Gray code by only one bit

Question No:342 (Marks:1) Vu-Topper RM
Portable devices that run on batteries use___ circuit that have low power dissipation.
Integrated

Question No:343 (Marks:1) Vu-Topper RM
The domain of the expression AB’CD+B is
B only

Question No:344 (Marks:1) Vu-Topper RM
______ is a single input gate
OR

Question No:345 (Marks:1) Vu-Topper RM
BCD code of 16 is_____.
00010001

Question No:346 (Marks:1) Vu-Topper RM
To determine the seven expressions for each of the seven outputs in 7-segment display, seven_____ variable Karnaugh Maps are used.
3

Question No:347 (Marks:1) Vu-Topper RM
A 3-variable Karnaugh map has
Eight cells

Question No:348 (Marks:1) Vu-Topper RM

The measurable values generally change over a

Continuous range

Question No:349 (Marks:1) Vu-Topper RM

_____ uses E2CMOS technology which is Electrically Erasable CMOS instead of Bipolar technology and fusible links.

GAL

Question No:350 (Marks:1) Vu-Topper RM

What is the output expression of segment ‘b’ implementation in BCD to 7segment decoder?

B’+C’D’+CD