

# LM3642 1.5A Synchronous Boost LED Flash Driver with High-Side Current Source

Check for Samples: LM3642

## **FEATURES**

- 1.5A High-Side Current Source for Single LED
- > 85% Efficiency in Torch Mode (@ 100 mA) and Flash Mode (@1A to 1.5A)
- Accurate Programmable Flash LED Current from 93 mA to 1.5A
- Accurate Programmable Torch LED Currents from 48.4 mA to 375 mA and 24 mA to 187 mA (LM3642LT)
- Small Solution Size: < 20 mm<sup>2</sup>
- Soft-Start Operation for Battery Protection
- Hardware Strobe Enable
- Synchronization Input for RF Power Amplifier Pulse Events
- · VIN Flash Monitor Optimization
- 400 kHz I<sup>2</sup>C-Compatible Interface
- 0.5 mm Pitch, 9-Bump DSBGA

## **APPLICATIONS**

Camera Phone LED Flash


# **Typical Application Circuit**

## DESCRIPTION

The LM3642 is a 4MHz fixed-frequency synchronous boost converter plus 1.5A constant current driver for a high-current white LED. The high-side current source allows for grounded cathode LED operation providing Flash current up to 1.5A. An adaptive regulation method ensures the current source remains in regulation and maximizes efficiency.

The LM3642 is controlled via an I<sup>2</sup>C-compatible interface. Features include a hardware flash enable (STROBE) allowing a logic input to trigger the flash pulse as well as a TX input which forces the flash pulse into a low-current Torch Mode, allowing for synchronization to RF power amplifier events or other high-current conditions.

The 4MHz switching frequency, over-voltage protection and adjustable current limit settings allow the use of tiny, low-profile inductors and (10  $\mu$ F) ceramic capacitors. The device is available in a small 9-bump (1.615 mm x 1.665 mm x 0.6 mm) DSBGA package and operates over the -40°C to +85°C temperature range.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

**NSTRUMENTS** 

# **Connection Diagram**





Figure 1. 9-Bump 1.615 mm x 1.665 mm x 0.6 mm DSBGA Package YZR0009EGA

# **PIN DESCRIPTIONS**

Pin	Name	Description
A1	OUT	Step-Up DC/DC Converter Output. Connect a 10 $\mu F$ ceramic capacitor between this pin and GND.
A2	SW	Drain Connection for Internal NMOS and Synchronous PMOS Switches.
A3	GND	Ground
B1	LED	High-Side Current Source Output for Flash LED.
B2	STROBE	Active High Hardware Flash Enable. Drive STROBE high to turn on Flash pulse. Has an internal pulldown resistor of 300 k $\Omega$ between STROBE and GND.
В3	IN	Input Voltage Connection. Connect IN to the input supply, and bypass to GND with a 10 $\mu\text{F}$ or larger ceramic capacitor.
C1	TX/TORCH	Configurable Power Amplifier Synchronization Input or Configurable Active High Torch Enable. Has an internal pulldown resistor of 300 k $\Omega$ between TX and GND.
C2	SDA	Serial Data Input/Output.
C3	SCL	Serial Clock Input.

# **Typical Layout**





## **Table 1. Application Circuit Component List**


Component	Manufacturer	Manufacturer Value Part Number Size (m		Size (mm)	Current/Voltage Rating (Resistance)
L	ТОКО	1µH	DFE201610C	2 mm x 1.6 mm x 1mm	2.5A
COUT	Murata	10	CDM499D60 I406M	1.6 mm v.0.8 mm v.0.8 mm (0603)	6.377
CIN	Murata	10 µF	GRM188R60J106M	1.6 mm x 0.8 mm x 0.8 mm (0603)	6.3V
LED	Lumiled		PWF-4		VF = 3.6V, @1.5A



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **BLOCK DIAGRAM**



Copyright © 2012–2013, Texas Instruments Incorporated



# **ABSOLUTE MAXIMUM RATINGS**(1)(2)(3)

V <sub>IN</sub> , V <sub>SW</sub> ,V <sub>OUT</sub>	-0.3V to 6V
V <sub>SCL</sub> , V <sub>SDA</sub> , V <sub>STROBE</sub> , V <sub>TX</sub> , V <sub>LED</sub>	-0.3V to the lesser of (V <sub>IN</sub> +0.3V) w/ 6V max
Continuous Power Dissipation	Internally Limited
Junction Temperature (T <sub>J-MAX</sub> )	+150°C
Storage Temperature Range	−65°C to +150°C
Maximum Lead Temperature (Soldering)	(5)
ESD Rating - Human Body Model <sup>(6)</sup>	2 kV

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is specified. Operating Ratings do not imply verified performance limits. For verified performance limits and associated test conditions, see the Electrical Characteristics table.
- (2) All voltages are with respect to the potential at the GND pin.
- (3) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
- (4) Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at T<sub>J</sub>=+150°C (typ.) and disengages at T<sub>J</sub> = +135°C (typ.). Thermal shutdown is verified by design.
- (5) For detailed soldering specifications and information, please refer to Texas Instruments Application Note 1112: DSBGA Wafer Level chip Scale Package (AN-1112)
- (6) The human body model is a 100pF capacitor discharged through 1.5kΩ resistor into each pin. (MIL-STD-883 3015.7).

## OPERATING RATINGS(1)(2)

V <sub>IN</sub>	2.5V to 5.5V
Junction Temperature (T <sub>J</sub> )	-40°C to +125°C
Ambient Temperature (T <sub>A</sub> ) <sup>(3)</sup>	−40°C to +85°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is specified. Operating Ratings do not imply verified performance limits. For verified performance limits and associated test conditions, see the Electrical Characteristics table.
- (2) All voltages are with respect to the potential at the GND pin.
- (3) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T<sub>A-MAX</sub>) is dependent on the maximum operating junction temperature (T<sub>J-MAX-OP</sub> = +125°C), the maximum power dissipation of the device in the application (P<sub>D-MAX</sub>), and the junction-to-ambient thermal resistance of the part/package in the application (θ<sub>JA</sub>), as given by the following equation: T<sub>A-MAX</sub> = T<sub>J-MAX-OP</sub> (θ<sub>JA</sub> × P<sub>D-MAX</sub>).

#### THERMAL PROPERTIES

Thermal Junction-to-Ambient Resistance ( $\theta_{JA}$ )	60°C/W
--	--------

(1) Junction-to-ambient thermal resistance (θ<sub>JA</sub>) is taken from a thermal modeling result, performed under the conditions and guidelines set forth in the JEDEC standard JESD51-7. The test board is a 4-layer FR-4 board measuring 102 mm x 76 mm x 1.6 mm with a 2x1 array of thermal vias. The ground plane on the board is 50 mm x 50 mm. Thickness of copper layers are 36 μm/18 μm/36 μm (1.5 oz/1oz/1.5 oz). Ambient temperature in simulation is 22°C, still air. Power dissipation is 1W.



# ELECTRICAL CHARACTERISTICS(1)(2)

Limits in standard typeface are for  $T_A = +25$ °C. Limits in **boldface** type apply over the full operating ambient temperature range (-40°C  $\leq T_A \leq +85$ °C). Unless otherwise specified,  $V_{IN} = 3.6$ V.

Symbol	Parameter	Condition	ons	Min	Тур	Max	Units
Current S	ource Specifications					•	
		1.0A Flash, V <sub>OUT</sub> = 4V		-6%	1.04	+6%	Α
		1.5A Flash, V <sub>OUT</sub> = 4V		-8%	1.5	+8%	Α
I <sub>LED</sub>	Current Source Accuracy	24mA Torch, V <sub>OUT</sub> = 4V (LM3642-LT)		-10%	24	+10 %	mA
		48.4 mA Torch, V <sub>OUT</sub> = 4V		-10%	48.4	+10 %	mA
$V_{HR}$	Current Source Regulation Voltage	I <sub>LED</sub> = 1.5A	Flash		275	+12 %	mV
VHR	Ourient Source (regulation) voltage	I <sub>LED</sub> = 24mA/48.4mA	Torch		150	+15 %	IIIV
V <sub>OVP</sub>	Output Over-Voltage Protection Trip	ON Threshold		-2.8%	5	+2.2 %	V
VOVP	Point	OFF Threshold		-2.7%	4.88	+2.3 %	V
Step-Up D	OC/DC Converter Specifications						,
R <sub>PMOS</sub>	PMOS Switch On-Resistance	I <sub>PMOS</sub> = 1A			120		mΩ
R <sub>NMOS</sub>	NMOS Switch On-Resistance	I <sub>NMOS</sub> = 1A			90		11122
I <sub>CL</sub>	Input Current Limit			-17% -17%	1.6 1.88	15% 15%	Α
V <sub>IVFM</sub>	Input Voltage Flash Monitor Trip Threshold			-3.2%	2.9	+3.2	V
UVLO	Under Voltage Threhold	Falling V <sub>IN</sub>		-4%	2.8	+4%	V
$f_{SW}$	Switching Frequency			-9%	4	+9%	MHz
IQ	Quiescent Supply Current	Device Not Switching Pass Me	ode		0.75		mA
I <sub>SB</sub>	Standby Supply Current	Device Disabled 2.5 ≤ V <sub>IN</sub> ≤ 5	.5V		1.6	4	μA
t <sub>TX</sub>	Flash-to-Torch LED Current Settling Time	TX Low to High, I <sub>LED</sub> = 1.5A to	o 24mA/48.4 mA		4		μs
STROBE,	TX Voltage Specifications			•			
V <sub>IL</sub>	Input Logic Low	$2.5 \le V_{\text{IN}} \le 5.5V$		0		0.4	
V <sub>IH</sub>	Input Logic High	$2.5 \le V_{IN} \le 5.5V$		1.2		V <sub>IN</sub>	V
I <sup>2</sup> C-Comp	atible Interface Specifications (SCL, SI	DA)					
$V_{IL}$	Input Logic Low	$2.5 \le V_{IN} \le 5.5V$		0		0.4	V
V <sub>IH</sub>	Input Logic High	2.5 ≤ V <sub>IN</sub> ≤ 4.2V		1.2		$V_{IN}$	V
V <sub>OL</sub>	Output Logic Low	$I_{LOAD} = 3mA$				400	mV
t <sub>1</sub>	SCL Clock Frequency			2.4			μs
t <sub>2</sub>	Data In Setup Time to SCL High			100			
t <sub>3</sub>	Data Out Stable After SCL Low			0			
t <sub>4</sub>	SDA Low Setup Time to SCL Low (Start)			100			ns
t <sub>5</sub>	SDA High Hold Time After SCL High (Stop)			100			

<sup>(1)</sup> All voltages are with respect to the potential at the GND pin.

<sup>(2)</sup> Min and Max limits are specified by design, test, or statistical analysis. Typical (Typ.) numbers are not verified, but do represent the most likely norm. Unless otherwise specified, conditions for typical specifications are: V<sub>IN</sub> = 3.6V and T<sub>A</sub> = +25°C.






Figure 2. I<sup>2</sup>C-Compatible Interface Specifications



# **Typical Performance Characteristics**




Figure 3.




Figure 5.




Figure 7.




Figure 4.




Figure 6.




Figure 8.



# **Typical Performance Characteristics (continued)**




Figure 9.




Figure 11.




Figure 13.




Figure 10.




Figure 12.





Figure 14.










Figure 16.




Figure 17.





Figure 18.






Figure 20.



Typical Performance Characteristics (continued)

TX Transition Plot

Behavior of LED current shown on enabling the part in a TX event and upon TX interrupting during a Flash




Figure 21.



#### LM3642 GENERAL INFORMATION

The LM3642 is a high-power white LED flash driver capable of delivering up to 1.5A into a single high-powered LED. The device incorporates a 4MHz constant frequency-synchronous current-mode PWM boost converter and a single high-side current source to regulate the LED current over the 2.5V to 5.5V input voltage range.

The LM3642 PWM converter switches and maintains at least  $V_{HR}$  across the current source (LED). This minimum headroom voltage ensures that the current source remains in regulation. If the input voltage is above the LED voltage + current source headroom voltage, the device does not switch and turns the PFET on continuously (Pass Mode). In Pass Mode the difference between  $(V_{IN} - I_{LED}xR_{PMOS})$  and the voltage across the LED is dropped across the current source.

The LM3642 has two logic inputs including a hardware Flash Enable (STROBE) and a Flash Interrupt input (TX/TORCH) designed to interrupt the flash pulse during high battery current conditions. Both logic inputs have internal 300 k $\Omega$  (typ.) pulldown resistors to GND.

Control of the LM3642 is done via an  $I^2C$ -compatible interface. This includes adjustment of the Flash and Torch current levels, changing the Flash Timeout Duration and changing the switch current limit. Additionally, there are flag and status bits that indicate flash current time-out, LED failure (open/short), device thermal shutdown, TX interrupt, and  $V_{IN}$  under-voltage conditions.

## STARTUP (ENABLING THE DEVICE)

Turn on of the LM3642 Torch and Flash Modes can be done through the Enable Register. On startup, when  $V_{OUT}$  is less than  $V_{IN}$  the internal synchronous PFET turns on as a current source and delivers 350 mA (typ.) to the output capacitor. During this time the current source (LED) is off. When the voltage across the output capacitor reaches 2.2V (typ.), the current source will turn on. At turn-on the current source will step through each Flash or Torch level until the target LED current is reached. This gives the device a controlled turn-on and limits inrush current from the  $V_{IN}$  supply.

### **PASS MODE**

The LM3642 starts up in Pass Mode and stays there until Boost Mode is needed to maintain regulation. If the voltage difference between  $V_{OUT}$  and  $V_{LED}$  falls below  $V_{HR}$ , the device switches to Boost Mode. In Pass Mode the boost converter does not switch and the synchronous PFET turns fully on bringing  $V_{OUT}$  up to  $V_{IN}$  -  $I_{LED}$  x  $R_{PMOS}$ . In Pass Mode the inductor current is not limited by the peak current limit. In this situation the output current must be limited to 2A.

## **FLASH MODE**

In Flash Mode, the LED current source (LED) provides 16 target current levels from 93.75 mA to 1500 mA. The Flash currents are adjusted via the Current Control Register. Flash Mode is activated by the Enable Register, or by pulling the STROBE pin HIGH. Once the Flash sequence is activated the current source (LED) will ramp up to the programmed Flash current by stepping through all current steps until the programmed current is reached.

When the part is enabled in the Flash Mode through the Enable Register, all mode bits in the Enable Register are cleared after a flash time-out event.

The following table shows the I<sup>2</sup>C commands and the state of the mode bits, if the STROBE pin is used to enable the Flash Mode.

Mode change required	Status of Mode Bits in the Enable Register after a flash
	Mode bits are cleared after a single flash. To reflash, 0x23 will have to be written to 0x0A.

## **TORCH MODE**

In Torch Mode, the current source (LED) is programmed via the Current Control Register. Torch Mode is activated by the Enable Register and/or by Enabling the part in TX/Torch pin configuration. Once the Torch Mode is enabled the current source will ramp up to the programmed Torch current level. The Ramp-Up and Ramp-Down times are independently adjustable via the Torch Ramp Register. Torch Mode is not affected by Flash Timeout. In the LM3642, the programmable torch current ranges from 48.4mA to 375mA. In the LM3642LT, the programmable torch current ranges from 24mA to 187mA.



#### **INDICATOR MODE**

This mode is activated by the Enable Register. The LM3642 can be programmed to a current level that is 1/8th the torch current value in the Current Control Register. LM3642LT has only one setting of indicator current at 5mA

### POWER AMPLIFIER SYNCHRONIZATION (TX/TORCH)

The TX pin is a Power Amplifier Synchronization input. This is designed to reduce the flash LED current and thus limit the battery current during high battery current conditions such as PA transmit events. When the LM3642 is engaged in a Flash event, and the TX pin is pulled high, the LED current is forced into Torch Mode at the programmed Torch current setting. If the TX pin is then pulled low before the Flash pulse terminates, the LED current will return to the previous Flash current level. At the end of the Flash time-out whether the TX pin is high or low, the LED current will turn off.

## **INPUT VOLTAGE FLASH MONITOR (IVFM)**

The LM3642 has the ability to adjust the flash current based upon the voltage level present at the IN pin utilizing an Input Voltage Flash Monitor. Upon an IVFM event, the set voltage threshold from the IVFM Mode Register sets the input voltage boundary that forces the LM3642 to stop ramping the flash current during startup (Stop and Hold Mode).

#### **FAULT/PROTECTIONS**

### **Fault Operation**

Upon entering a fault condition, the LM3642 will set the appropriate flag in the Flags Register.

#### Flash Time-Out

The Flash Time-Out period sets the amount of time that the Flash Current is being sourced from the current source (LED). The LM3642 has 8 time-out levels ranging 100 ms to 800 ms in 100 ms steps. The Flash Time-Out period is controlled in the FLASH FEATURES REGISTER (0x08). Flash Time-Out only applies to the Flash Mode operation. The mode bits in the Enable Register (0x0A) are cleared upon a Flash Time-out.

### Over-Voltage Protection (OVP)

The output voltage is limited to typically 5.0V (see  $V_{OVP}$ Spec). In situations such as an open LED, the LM3642 will raise the output voltage in order to keep the LED current at its target value. When  $V_{OUT}$  reaches 5.0V (typ.) the over-voltage comparator will trip and turn off the internal NFET. When  $V_{OUT}$  falls below the " $V_{OVP}$  Off Threshold", the LM3642 will begin switching again. The mode bits in the Enable Register are not cleared upon an OVP.

#### **Current Limit**

The LM3642 features selectable inductor current limits that are programmable through the Flash Feature Register of the I<sup>2</sup>C-compatible interface. When the inductor current limit is reached, the LM3642 will terminate the charging phase of the switching cycle.

Since the current limit is sensed in the NMOS switch, there is no mechanism to limit the current when the device operates in Pass Mode. In Boost Mode or Pass Mode if  $V_{OUT}$  falls below 2.3V, the part stops switching, and the PFET operates as a current source limiting the current to 300 mA. This prevents damage to the LM3642 and excessive current draw from the battery during output short-circuit conditions. The mode bits in the Enable Register (0x0A) are not cleared upon a Current Limit event.

Pulling additional current from the V<sub>OUT</sub> node during normal operation is not recommended.



## Under-Voltage Lockout (UVLO)

The LM3642 has an internal comparator that monitors the voltage at IN which will force the LM3642 into shutdown if the input voltage drops to 2.8V. If the UVLO monitor threshold is tripped, the UVLO flag bit will be set in the Flags Register. If the input voltage rises above 2.8V, the LM3642 will not be available for operation until there is an I<sup>2</sup>C read command initiated for the Flags Register. Upon a read, the flag register will be cleared, and normal operation can resume. This feature can be disabled by writing a '0' to the UVLO EN bit in the Input Voltage Flash Monitor Register. The mode bits in the Enable Register are cleared upon a UVLO event.

#### Thermal Shutdown (TSD)

When the LM3642's die temperature reaches +150°C the boost converter shuts down, and the NFET and PFET turn off, as does the current source (LED). When the thermal shutdown threshold is tripped, a '1' gets written to the corresponding bit of the Flags Register (Thermal Shutdown bit), and the LM3642 will go into standby. The LM3642 will only be allowed to restart after the Flags Register is read, clearing the fault flag. Upon restart, if the die temperature is still above +150°C, the LM3642 will reset the fault flag and re-enter standby. The mode bits in the Enable Register are cleared upon a TSD.

#### LED and/or VOUT Fault

The LED Fault flag in the Flags Register reads back a '1' if the part is active in Flash or Torch Mode and the LED output or the  $V_{OUT}$  node experiences short condition. The LM3642 determines an LED open condition if the OVP threshold is crossed at the OUT pin while the device is in Flash or Torch Mode. An LED short condition is determined if the voltage at LED goes below 500 mV (typ.) while the device is in Torch or Flash Mode. There is a delay of 256  $\mu$ s deglitch time before the LED flag is valid and 2.048 ms before the  $V_{OUT}$  flag is valid. This delay is the time between when the Flash or Torch current is triggered and when the LED voltage and the output voltage is sampled. The LED flag can be reset by reading back the flags register. The mode bits in the Enable Register are cleared upon an LED and/or  $V_{OUT}$  fault.

#### I<sup>2</sup>C-COMPATIBLE INTERFACE

#### **DATA VALIDITY**

The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, state of the data line can only be changed when SCL is LOW.




Figure 22. Data Validity Diagram

A pullup resistor between the controller's VIO line and SDA must be greater than [(VIO- $V_{OL}$ ) / 3mA] to meet the  $V_{OL}$  requirement on SDA. Using a larger pullup resistor results in lower switching current with slower edges, while using a smaller pullup results in higher switching currents with faster edges.

# START AND STOP CONDITIONS

START and STOP conditions classify the beginning and the end of the I<sup>2</sup>C session. A START condition is defined as SDA signal transitioning from HIGH to LOW while SCL line is HIGH. A STOP condition is defined as the SDA transitioning from LOW to HIGH while SCL is HIGH. The I<sup>2</sup>C master always generates START and STOP conditions. The I<sup>2</sup>C bus is considered to be busy after a START condition and free after a STOP condition. During data transmission, the I<sup>2</sup>C master can generate repeated START conditions. First START and repeated START conditions are equivalent, function-wise.







Figure 23. Start and Stop Conditions

#### TRANSFERRING DATA

Every byte put on the SDA line must be eight bits long, with the most significant bit (MSB) transferred first. Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the master. The master releases the SDA line (HIGH) during the acknowledge clock pulse. The LM3642 pulls down the SDA line during the 9th clock pulse, signifying an acknowledge. The LM3642 generates an acknowledge after each byte is received. There is no acknowledge created after data is read from the LM3642.

After the START condition, the I<sup>2</sup>C master sends a chip address. This address is seven bits long followed by an eighth bit which is a data direction bit (R/W). The LM3642 7-bit address is 0x63. For the eighth bit, a '0' indicates a WRITE and a '1' indicates a READ. The second byte selects the register to which the data will be written. The third byte contains data to write to the selected register.



w = write (SDA = "0")
r = read (SDA = "1")
ack = acknowledge (SDA pulled down by either master or slave)

id = chip address, 63h for LM3642

Figure 24. Write Cycle

## I<sup>2</sup>C-COMPATIBLE CHIP ADDRESS

The device address for the LM3642 is 1100011 (63). After the START condition, the  $I^2C$ -compatible master sends the 7-bit address followed by an eighth read or write bit (R/W). R/W = 0 indicates a WRITE, and R/W = 1 indicates a READ. The second byte following the device address selects the register address to which the data will be written. The third byte contains the data for the selected register.




Figure 25. I<sup>2</sup>C-Compatible Device Address



#### TRANSFERRING DATA

Every byte on the SDA line must be eight bits long, with the most significant bit (MSB) transferred first. Each byte of data must be followed by an acknowledge bit (ACK). The acknowledge related clock pulse (9th clock pulse) is generated by the master. The master releases SDA (HIGH) during the 9th clock pulse. The LM3642 pulls down SDA during the 9th clock pulse, signifying an acknowledge. An acknowledge is generated after each byte has been received.

#### **REGISTER DESCRIPTIONS**

Register Name	Internal Hex Address	Power On/RESET Value		
Enable Register	0x0A	00		
Flags Register	0x0B	00		
Flash Features Register	0x08	52		
Current Control Register	0x09	0F		
IVFM Mode Register	0x01	80		
Torch Ramp Time Register	0x06	00		
Silicon Revision Register (LM3642)	0x00	00		
Silicon Revision Register (LM3642LT)	0x00	01		

## **ENABLE REGISTER (0x0A)**

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IVFM 0 = Disabled (default) 1 = Stop and Hold Mode	TX Pin Enable 0 = Disabled (default) 1 = Enabled	Strobe Pin Enable 0 = Disabled (default) 1 = Enabled	Torch Pin Enable 0 = Disabled (default) 1 = Enabled	RFU	RFU	00 = Stand 01 = Ir 10 =	s: M1, M0 lby (default) ndicator Torch Flash

#### FLAGS REGISTER (0x0B)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
RFU	RFU	IVFM	UVLO Flag	OVP Flag	LED or Vout Short Flag	Thermal Shutdown Fault	Timeout Flag	Ì

IVFM down threshold crossed.

UVLO Fault UVLO Threshold crossed.

OVP Flag Over-voltage Protection tripped. Open Output cap or open LED.

**LED Short Fault** LED Short detected.

Thermal Shutdown Fault LM3642 die temperature reached thermal shutdown value.

**Time-Out Flag** Flash Timer tripped.

#### NOTE

Faults require a read-back of the "Flags Register" to resume operation. Flags report an event occurred, but do not inhibit future functionality. A read-back of the Flags Register will only get updated again if the fault or flags is still present upon a restart.



# FLASH FEATURES REGISTER (0x08)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
			Flash Ramp Time	•	i i	Flash Time-Out Tin	ne	
			$000 = 256 \mu s$			000 = 100  ms		
	Inductor		001 = 512 µs			001 =200 ms		
	Current Limit	01	010 = 1.024 ms (default)			010 =300 ms (default)		
RFU	0 = 1.6A	011 = 2.048 ms			011 = 400 ms			
	1 = 1.88A		100 = 4.096  ms			100 = 500  ms		
	(default)		101 = 8.192  ms			101 =600 ms		
, ,		110 = 16.384 ms			110 = 700 ms			
		111 = 32.768 ms			111 = 800 ms			

# **CURRENT CONTROL REGISTER (0x09)**

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
				Flash Current				
					0000 =	93.75 mA		
					0001 =	: 187.5 mA		
					0010 =	281.25 mA		
	Torch C	Current (LM3642)	LT)		0011 :	= 375 mA		
	000 = 48.	4 mA (default) (24	4mA)	0100 = 468.75 mA				
	001 =9	3.74 mA (46.87m	A)	0101 = 562.5 mA				
	010 =14	0.63 mA (70.315r	mA)	0110 = 656.25 mA				
RFU	011 = 1	87.5 mA (93.25m	nA)	0111 = 750 mA				
	100 =23	4.38 mA(117.19n	nA)	1000 = 843.75 mA				
	101 = 281.25  mA(140.625mA)			1001 = 937.5 mA				
	110 = 32	110 = 328.13  mA(164.075mA)			1010 = 1031.25 mA			
	111 =	375 mA(187.5mA	<b>A)</b>	1011 = 1125 mA				
					1218.75 mA			
				1101 = 1312.5 mA				
					1110 = 1	1406.25 mA		
					1111 = 150	00 mA (default)		

# INPUT VOLTAGE FLASH MONITOR (IVFM) MODE REGISTER (0x01)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
UVLO 0 = Disabled 1= Enabled (default)	RF	<sup>2</sup> U		M-D (Down) Thresh 000 = 2.9V (default) 001 = 3.0V 010 = 3.1V 011 = 3.2V 100 = 3.3V 101 = 3.4V 110 = 3.5V 111 = 3.6V		RI	FU



**Stop and Hold Mode:** Stops Current Ramp and Holds the level for the remaining flash if V<sub>IN</sub> crosses IVM-D Line. Sets IVFM Flag in Flags Register upon crossing IVM-D Line.

**UVLO EN:** If enabled and VIN drops below 2.8V, the LM3642 will enter standby and set the UVLO flag in the Flags Register. Enabled = '1', Disabled = '0'




Figure 26. Stop and Hold Mode

# **TORCH RAMP TIME REGISTER (0x06)**

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1)	Bit 0
RFU	RFU		Torch Ramp-Up Tir 000 = 16 ms (defau 001 = 32 ms 010 = 64 ms 011 = 128 ms 100 = 256 ms 101 = 512 ms 110 = 1.024s 111 = 2.048s			rch Ramp-Down 7 000 = 16 ms (defau 001 = 32 ms 010 = 64 ms 011 = 128 ms 100 = 256 ms 101 = 512 ms 110 = 1.024s 111 = 2.048s	

## **SILICON REVISION REGISTER**

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		RFU		·		000 = LM3642	



#### **APPLICATIONS INFORMATION**

#### **OUTPUT CAPACITOR SELECTION**

The LM3642 is designed to operate with at least a 10  $\mu$ F ceramic output capacitor. When the boost converter is running the output capacitor supplies the load current during the boost converter's on-time. When the NMOS switch turns off the inductor energy is discharged through the internal PMOS switch, supplying power to the load and restoring charge to the output capacitor. This causes a sag in the output voltage during the on-time and a rise in the output voltage during the off-time. The output capacitor is therefore chosen to limit the output ripple to an acceptable level depending on load current and input/output voltage differentials and also to ensure the converter remains stable.

For proper operation the output capacitor must be at least a 10  $\mu$ F ceramic. Larger capacitors such as a 22  $\mu$ F or capacitors in parallel can be used if lower output voltage ripple is desired. To estimate the output voltage ripple considering the ripple due to capacitor discharge ( $\Delta V_Q$ ) and the ripple due to the capacitors ESR ( $\Delta V_{ESR}$ ) use the following equations:

For continuous conduction mode, the output voltage ripple due to the capacitor discharge is:

$$\Delta V_{Q} = \frac{I_{LED} \times (V_{OUT} - V_{IN})}{f_{SW} \times V_{OUT} \times C_{OUT}}$$
(1)

The output voltage ripple due to the output capacitors ESR is found by:

$$\Delta V_{ESR} = R_{ESR} x \left( \frac{I_{LED} x V_{OUT}}{V_{IN}} \right) + \Delta I_{L}$$

$$\Delta I_{L} = \frac{V_{IN} \times (V_{OUT} - V_{IN})}{2 \times f_{SW} \times L \times V_{OUT}}$$
(2)

In ceramic capacitors the ESR is very low so a close approximation is to assume that 80% of the output voltage ripple is due to capacitor discharge and 20% from ESR. Table 2 lists different manufacturers for various output capacitors and their case sizes suitable for use with the LM3642.

#### INPUT CAPACITOR SELECTION

Choosing the correct size and type of input capacitor helps minimize the voltage ripple caused by the switching of the LM3642's boost converter, and reduces noise on the boost converter's input terminal that can feed through and disrupt internal analog signals. In the Typical Application Circuit a 10  $\mu$ F ceramic input capacitor works well. It is important to place the input capacitor as close as possible to the LM3642's input (IN) terminal. This reduces the series resistance and inductance that can inject noise into the device due to the input switching currents. The table below lists various input capacitors that are recommended for use with the LM3642.

Table 2. Recommended Input/Output Capacitors (X5R/X7R Dielectric)

Manufacturer	Manufacturer Part Number		Case Size	Voltage Rating
TDK Corporation	C1608JB0J106M	10 μF	0603 (1.6 mm × 0.8 mm × 0.8 mm)	6.3V
TDK Corporation	C2012JB1A106M	10 μF	0805 (2 mm × 1.25 mm × 1.25 mm)	10V
TDK Corporation	C2012JB0J226M	22 µF	0805 (2 mm × 1.25 mm × 1.25 mm)	6.3V
Murata	GRM188R60J106M	10 μF	0603 (1.6 mm x 0.8 mm x 0.8 mm)	6.3V
Murata	GRM21BR61A106KE19	10 µF	0805 (2 mm × 1.25 mm × 1.25 mm)	10V
Murata	GRM21BR60J226ME39L	22 µF	0805 (2 mm × 1.25 mm × 1.25 mm)	6.3V



#### INDUCTOR SELECTION

The LM3642 is designed to use a 1  $\mu$ H or 0.47  $\mu$ H inductor. The table below lists various inductors and their manufacturers that can work well with the LM3642. When the device is boosting ( $V_{OUT} > V_{IN}$ ) the inductor will typically be the largest area of efficiency loss in the circuit. Therefore, choosing an inductor with the lowest possible series resistance is important. Additionally, the saturation rating of the inductor should be greater than the maximum operating peak current of the LM3642. This prevents excess efficiency loss that can occur with inductors that operate in saturation. For proper inductor operation and circuit performance, ensure that the inductor saturation and the peak current limit setting of the LM3642 are greater than  $I_{PEAK}$  in the following calculation:

$$I_{PEAK} = \frac{I_{LOAD}}{\eta} \times \frac{V_{OUT}}{V_{IN}} + \Delta I_{L} \quad \text{where} \quad \Delta I_{L} = \frac{V_{IN} \times (V_{OUT} - V_{IN})}{2 \times f_{SW} \times L \times V_{OUT}}$$
(3)

where  $f_{SW}$  = 4MHz, and efficiency can be found in the Typical Performance Characteristics plots.

Manufacturer	L	Part Number	Dimensions (L×W×H)	I <sub>SAT</sub>	R <sub>DC</sub>
TOKO	1 µH	DFE252010C	2.5 mm × 2 mm × 1 mm	2.7A	78 mΩ
TOKO	1 µH	DFE252012C	2.5 mm × 2 mm × 1.2 mm	3.0A	59 mΩ
TOKO	0.47 μH	DFE201612C	2 mm x 1.6 mm x 1.2 mm	3.4A	82 mΩ
TOKO	1uH	DFE201610C	2 mm x 1.6 mm x 1.0 mm	2.5A	79 mΩ

**Table 3. Recommended Inductors** 

#### LAYOUT RECOMMENDATIONS

The high switching frequency and large switching currents of the LM3642 make the choice of layout important. The following steps should be used as a reference to ensure the device is stable and maintains proper LED current regulation across its intended operating voltage and current range.

- 1. Place  $C_{\text{IN}}$  on the top layer (same layer as the LM3642 and as close to the device as possible. The input capacitor conducts the driver currents during the low side MOSFET turn-on and turn-off and can see current spikes over 1A in amplitude. Connecting the input capacitor through short wide traces to both the IN and GND terminals will reduce the inductive voltage spikes that occur during switching and which can corrupt the  $V_{\text{IN}}$  line.
- 2. Place  $C_{\text{OUT}}$  on the top layer (same layer as the LM3642) and as close as possible to the OUT and GND terminal. The returns for both  $C_{\text{IN}}$  and  $C_{\text{OUT}}$  should come together at one point, and as close to the GND pin as possible. Connecting  $C_{\text{OUT}}$  through short wide traces will reduce the series inductance on the OUT and GND terminals that can corrupt the  $V_{\text{OUT}}$  and GND line and cause excessive noise in the device and surrounding circuitry.
- 3. Connect the inductor on the top layer close to the SW pin. There should be a low-impedance connection from the inductor to SW due to the large DC inductor current, and at the same time the area occupied by the SW node should be small so as to reduce the capacitive coupling of the high dV/dt present at SW that can couple into nearby traces.
- 4. Avoid routing logic traces near the SW node so as to avoid any capacitively coupled voltages from SW onto any high-impedance logic lines such as STROBE, SDA, and SCL. A good approach is to insert an inner layer GND plane underneath the SW node and between any nearby routed traces. This creates a shield from the electric field generated at SW.
- 5. Terminate the Flash LED cathodes directly to the GND pin of the LM3642. If possible, route the LED returns with a dedicated path so as to keep the high amplitude LED currents out of the GND plane. For Flash LEDs that are routed relatively far away from the LM3642, a good approach is to sandwich the forward and return current paths over the top of each other on two layers. This will help in reducing the inductance of the LED current paths.



# **REVISION HISTORY**

Cł	nanges from Revision D (April 2013) to Revision E	Pag	ge
•	Changed layout of National Data Sheet to TI format		19





2-May-2013

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
LM3642TLE-LT/NOPB	ACTIVE	DSBGA	YZR	9	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		D4	Samples
LM3642TLE/NOPB	ACTIVE	DSBGA	YZR	9	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		D2	Samples
LM3642TLX-LT/NOPB	ACTIVE	DSBGA	YZR	9	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		D4	Samples
LM3642TLX/NOPB	ACTIVE	DSBGA	YZR	9	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		D2	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.





2-May-2013

PACKAGE MATERIALS INFORMATION

www.ti.com 8-May-2013

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


All differsions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM3642TLE-LT/NOPB	DSBGA	YZR	9	250	178.0	8.4	1.73	1.73	0.76	4.0	8.0	Q1
LM3642TLE/NOPB	DSBGA	YZR	9	250	178.0	8.4	1.73	1.73	0.76	4.0	8.0	Q1
LM3642TLX-LT/NOPB	DSBGA	YZR	9	3000	178.0	8.4	1.73	1.73	0.76	4.0	8.0	Q1
LM3642TLX/NOPB	DSBGA	YZR	9	3000	178.0	8.4	1.73	1.73	0.76	4.0	8.0	Q1

www.ti.com 8-May-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM3642TLE-LT/NOPB	DSBGA	YZR	9	250	210.0	185.0	35.0
LM3642TLE/NOPB	DSBGA	YZR	9	250	210.0	185.0	35.0
LM3642TLX-LT/NOPB	DSBGA	YZR	9	3000	210.0	185.0	35.0
LM3642TLX/NOPB	DSBGA	YZR	9	3000	210.0	185.0	35.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="https://www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="https://example.com/omap">e2e.ti.com/omap</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>