CSE 331

Computer Organization


Project 3

Burak Furkan Akşahin

151044094

I. Introduction

1) Big Picture



All modules are in the mips_core modüle, so mips_core is top entity.

Muxes and wires' details are not written in the sketch. The details will be given in the modules part of this report. The wires are representing only inputs and outputs.

Instructionblock,regblock,memblock do file i/o.

2) Life cycle of 1 instruction

PC initialized to 0. Our instruction block catch this change and get the first instruction from instruction file.

This instruction is fetched and signals are set. Therefore regblock's inputs are set in fetch stage, we entered to regblock.

In regblock, read_data_1 and read_data_2 took from register file.

Read_data_1 and read_data_2 changed but ALU can take imm32 too, so we must choose from read_data_2 and imm32. We head to ALUblock.

In ALUblock, some calculations are done with given opcode and function codes and output will be input of memBlock.

memBlock take aluresult and content of rt, read or write by given opcode.

If read will be done, we must take this result as regblocks input again.

Therefore alublock's output and memblock's output can be input of regblock, there must be a choice there.

After writing reg, PC will change again. All this cycle will be done until PC is corrupted.

3) Missing parts, bonus parts, informations


There is no missing part, all the core instructions are implemented.

Some warnings:

For regblock, write_data must be changed if you want to write reg more than 2 times in a row. Because verilog cant understand there is change in write_data, so it doesn't enter regblock for writing. But except that if the instructions are well tought, all programs can work as a charm.

II. Modules


1) InstructionBlock



Inputs: PC


Outputs: instruction

Details: Reads from instruction.mem, and gives instruction as output from PC/4 index. Because PC is incremented by 4.



When PC is out of range, instruction will be 32'bx, in mips_core this will be controlled. If Pc will be x, program will be finished.


2) RegisterBlock



Inputs: rs,rt,(rt|5b'11111|rd),(PC+8|ALUresult|MEMresult),clk,reg_write Outputs: read_data_1,read_data_2


Details: Reads from registers.mem and get contents of given inputs rs,rt to read_data_1 and read_data_2 in clk==0 and write coming content to destination register when clk==1 and reg_write signal is equal to 1.

PS: PC+8 and 5b'11111 are used for jal instruction



I use two extra registers x and y, Because there was an error to assign values of registers to output registers. And this solved problem.

3) ALUBlock




Inputs:


functioncode,opcode,read_data_1,(read_data_2|imm32),clk,shmat Outputs: ALU result

Details: Does operation read_data_1, ALU_mux and shmat by opcode and functioncode given. If instruction is signed, some temp signed registers are used for calculation, then this signed result is assigned to ALU result. Works only postedge clk.

If opcode says this instruction is memory. ALU does addition between read_data_1 and imm32.



4) MemBlock




Inputs:

Address,write_data,opcode,sig_mem_read,sig_mem_write,clk


Outputs: Mem result

Details: Doesnt work if read and write signals are 0 or clk==0. Reads when signal_mem_read=1 and clk=1. Load byte, load half Word, load Word all these functionalities are working. To work properly, i "and"ed memory content with 32bit number to get byte,half Word and Word content.

When clk is 1 and sig_mem_write=1, this module writes given rt content to the memory. It can write byte, half Word, Word again. Alp hoca said sc is not important to implement. So i ignored atomic part of it, it is working like sw.



5) Mips_core



Inputs:

None

Outputs: Result

Details: When pc is changed, instruction block catches that and gives new instruction to mips core. Instruction is fetched like that.

After that we arrange signals from our opcode and functioncode. Reg_dst_mux is choosen too.(For R type rd,Others rt). There is a #2 delay to syncnorize all inputs for register block.

After this choice, We entered register block. Register block gives read_data_1 and read_data_2 contents.

Now we have to choose second input for ALU. In Rtypes this second input is read_data_2 but for I and J types input is imm32. After ALU inputs are given, we have to make clk 1 to start ALU's code.(ALU works only in postedge clk we have showen in ALU testbench).

ALU block gives a result, this result will be write_data of register block in Rtypes, adress of mem block in I types. Then we have a #7 delay to syncronize this inputs again. In this #7 delay, we entered memory block.

Memory block has 2 data entry, one of them is ALU result, other is rt content. Rt is ready after register block segment so i have to say that memory block must work in only clk=1. Because in clk=1, alu result is ready too. If sig_mem_read there is a mem result which will be written to register.

So our reg block can have 3 write_data possiblities, MEM_result(I type),ALU_result(R type),PC+8(jal). To choose that i give a #1 delay to sncyronize this input to register block.

After all of that, we have to look for branches and jumps,

```
if(opcode==6'b000100 | opcode==6'b000101 | opcode==6'b000010 | opcode==6
  begin
  if(imm[15] == 1'b1)
    jumpadress = adress<<2 | PC[31:28]<<28;
  if(read data 1==read data 2 && opcode==6'b000100) //beq
    PC = PC+4+branchadress;
  else if(read data 1!=read data 2 && opcode==6'b000101) //bne
    PC = PC+4+branchadress;
  else if(opcode==6'b000010) // j
    PC = jumpadress;
  else if(opcode==6'b000011) // jal
    PC = jumpadress;
    PC=PC+4;
  end
else
  PC=PC+4:
```


All program counter calculations are the same with mips instruction set paper. PC is incremented by 4 if there is no jump or branch, branch and jump addresses calculated correctly and same with mips processor.

After PC is calculated, clk will be 0. And mips_core waits for new instruction.


There is an example program execute in my mips_core. Which gives addition of 0 to given number in data.mem[0] and writes result to data.mem[1].

Sum from 1 to n =
$$\frac{n(n+1)}{2}$$

Sum from 1 to $100 = \frac{100(100+1)}{2} = (50)(101) = 5050$



Instruction.mem




Data.mem before executing, data.mem[0] is our n.

```
// memory data file (do not edit the following line - required for mem load use)
   // instance=/mips data mem testbench/DataTB/data mem
   // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
3
   0000000000000000000000001100100
5
   6
   8
   9
   10
11
   12
   13
14
   000000000000000000000000000001011
15
   00000000000000000000000000001100
17
   000000000000000000000000000001101
18
   00000000000000000000000000001110
  00000000000000000000000000001111
19
  20
```

Registers.mem before executing. First 3 register must be 0.

```
// memory data file (do not edit the following line - required for mem load use)
 // instance=/mips_registers_testbench/regblock/registers
 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
4
 5
 6
 8
 9
10
 11
 12
13
 14
15
 16
 17
 18
 19
 20
```

Execution. Last result is 01 because we are writing to that address.



Data.mem after executing.

```
// memory data file (do not edit the following line - required for mem load use)
1
   // instance=/mips_testbench/mips_testbench/MEMblock/data_mem
2
   // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
3
   000000000000000000000000001100100
4
   00000000000000000001001110111010
6
   8
   9
   10
   11
12
   13
   14
   15
   000000000000000000000000000001011
16
   0000000000000000000000000000001100
   00000000000000000000000000001101
17
18
   000000000000000000000000000001110
19
   00000000000000000000000000001111
20
   0000000000000000000000000000010001
21
22
   23
   0000000000000000000000000000010011
24
```

Registers.mem after executing

```
V/ memory data file (do not edit the following line - required for mem load use)
 // instance=/mips testbench/mips testbench/regblock/registers
 // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
3
  4
  00000000000000000001001110111010
 8
 9
10
  11
12
 13
 14
  16
 17
 18
  19
 20
21
```

Proof that our result is correct.

