8080/Z80 Instruction Set

[Copyright 1985,1999,2002,2006,2009,2011,2012 Frank Durda IV, All Rights Reserved. Mirroring of any material on this site in any form is expressly prohibited. The official web site for this material is: http://nemesis.lonestar.org Contact this address for use clearances: clearance at nemesis.lonestar.org Comments and queries to this address: web_software_2012 at nemesis.lonestar.org]

8 Bit Transfer Instructions

8080 Mnemo	onic	Z80 M	Inemonic	Machine Code	Operation
MOV	A,A	LD	A,A	7F	A <- A
MOV	A,B	LD	A,B	78	A <- B
MOV	A,C	LD	A,C	79	A <- C
MOV	A,D	LD	A,D	7A	A <- D
MOV	A,E	LD	A,E	7B	A <- E
MOV	A,H	LD	A,H	7C	A <- H
MOV	A,L	LD	A,L	7D	A <- L
MOV	A,M	LD	A,(HL)	7E	A <- (HL)
LDAX	В	LD	A,(BC)	0A	A <- (BC)
LDAX	D	LD	A,(DE)	1A	A <- (DE)
LDA	word	LD	A,(word)	3Aword	$A \mathrel{<\!} (word)$
		LD	$A,\!(IX + \mathtt{index})$	DD7E index	$A \mathrel{<\!\text{-}} (IX + \texttt{index})$
		LD	$A,\!(IY+\!\mathtt{index})$	FD7E index	$A \mathrel{<\!\text{-}} (IY + \texttt{index})$
MOV	B,A	LD	B,A	47	B <- A
MOV	В,В	LD	В,В	40	B <- B
MOV	В,С	LD	В,С	41	B <- C
MOV	B,D	LD	B,D	42	B <- D
MOV	B,E	LD	В,Е	43	B <- E
MOV	В,Н	LD	В,Н	44	B <- H
MOV	B,L	LD	B,L	45	B <- L
MOV	B,M	LD	B,(HL)	46	B <- (HL)
		LD	$B,\!(IX \!\!+\!\! \texttt{index})$	${ m DD46}{\c index}$	$B \mathrel{<\!} (IX + index)$
		LD	$B,\!(IY+\!\mathtt{index})$	${ m FD46}{\ \it index}$	$B \mathrel{<\!} (IY + \texttt{index})$
MOV	C,A	LD	C,A	4F	C <- A
MOV	C,B	LD	С,В	48	C <- B
MOV	C,C	LD	C,C	49	C <- C
MOV	C,D	LD	C,D	4A	C <- D
MOV	C,E	LD	C,E	4B	C <- E
MOV	С,Н	LD	С,Н	4C	C <- H
MOV	C,L	LD	C,L	4D	C <- L
MOV	C,M	LD	C,(HL)	4E	C <- (HL)
		LD	$C,\!(IX \!\!+\!\! \mathtt{index})$	DD4E index	$C \mathrel{<\!} (IX + \texttt{index})$
		LD	$C,\!(IY + \mathtt{index})$	$FD4E {\tt index}$	C <- (IY + index)

MOV	D,A	LD	D,A	57	D <- A
MOV	D,B	LD	D,B	50	D <- B
MOV	D,C	LD	D,C	51	D <- C
MOV	D,D	LD	D,D	52	D <- D
MOV	D,E	LD	D,E	53	D <- E
MOV	D,H	LD	D,H	54	D <- H
MOV	D,L	LD	D,L	55	D <- L
MOV	D,M	LD	D,(HL)	56	D <- (HL)
		LD	$D,\!(IX + \! \mathtt{index})$	$DD56 \\ \textbf{index}$	$D \mathrel{<\!} (IX + \texttt{index})$
		LD	$D,\!(IY + \! \mathtt{index})$	FD56index	$D \mathrel{<\!} (IY + \texttt{index})$
MOV	E,A	LD	E,A	5F	E <- A
MOV	E,B	LD	Е,В	58	E <- B
MOV	E,C	LD	E,C	59	E <- C
MOV	E,D	LD	E,D	5A	E <- D
MOV	E,E	LD	E,E	5B	E <- E
MOV	E,H	LD	Е,Н	5C	E <- H
MOV	E,L	LD	E,L	5D	E <- L
MOV	E,M	LD	E,(HL)	5E	E <- (HL)
		LD	$E,\!(IX \!\!+\! \mathtt{index})$	DD5E index	E <-(IX + index)
		LD	$E,\!(IY + \mathtt{index})$	FD5E index	E < - (IY + index)
MOV	H,A	LD	Н,А	67	H <- A
MOV	Н,В	LD	Н,В	60	H <- B
MOV	Н,С	LD	Н,С	61	H <- C
MOV	H,D	LD	H,D	62	H <- D
MOV	Н,Е	LD	Н,Е	63	H <- E
MOV	Н,Н	LD	Н,Н	64	H <- H
MOV	H,L	LD	H,L	65	H <- L
MOV	H,M	LD	H,(HL)	66	H <- (HL)
		LD	$H,\!(IX + \! \mathtt{index})$	${\rm DD66}$ index	H < - (IX + index)
		LD	$H,\!(IY + \!$	${ m FD66}$ index	H < - (IY + index)
MOV	L,A	LD	L,A	6F	L <- A
MOV	L,B	LD	L,B	68	L <- B
MOV	L,C	LD	L,C	69	L <- C
MOV	L,D	LD	L,D	6A	L <- D
MOV	L,E	LD	L,E	6B	L <- E
MOV	L,H	LD	L,H	6C	L <- H
MOV	L,L	LD	L,L	6D	L <- L
MOV	L,M	LD	L,(HL)	6E	L <- (HL)
		LD	$L,\!(IX \!\!+\! \texttt{index})$	${ m DD6E}{ m index}$	L < - (IX + index)
		LD	$L,\!(IY + \! \mathtt{index})$	${ m FD6E}{\mbox{index}}$	L < - (IY + index)
	M,A	LD	(HL),A	77	(HL) <- A
MOV	M,B	LD	(HL),B	70	(HL) <- B
MOV	M,C	LD	(HL),C	71	(HL) <- C
MOV	M,D	LD	(HL),D	72	(HL) <- D

_	.00.2017				0000/20	oo moddon ool
	MOV	M,E	LD	(HL),E	73	(HL) <- E
	MOV	М,Н	LD	(HL),H	74	(HL) <- H
	MOV	M,L	LD	(HL),L	75	(HL) <- L
			LD	(IX + index), A	${ m DD77}$ index	(IX + index) < -A
			LD	(IX + index), B	$\mathrm{DD70} \mathbf{index}$	(IX + index) < -B
			LD	(IX+index),C	${ m DD71}{\ }{ m index}$	(IX + index) < -C
			LD	(IX+index),D	$\mathrm{DD72} \mathbf{index}$	$(IX + \mathtt{index}) < -D$
			LD	(IX + index), E	$\mathrm{DD73} \mathbf{index}$	$(IX + index) \le -E$
			LD	(IX+index),H	${ m DD74}{\c index}$	$(IX + \mathtt{index}) < -H$
			LD	(IX+index),L	$\mathrm{DD75} \mathbf{index}$	$(IX + \mathtt{index}) < -L$
			LD	$(IX + {\tt index}), {\tt byte}$	$DD76 \\ \textbf{indexbyte}$	$(IX + \mathtt{index}) \leq \mathtt{-byte}$
			LD	(IY + index), A	${ m FD77}$ index	$(IY + \mathtt{index}) < -A$
			LD	(IY+index),B	${ m FD70}$ index	(IY + index) < -B
			LD	(IY+index),C	${ m FD71}$ index	(IY + index) < -C
			LD	(IY+index),D	${ m FD72}{\ \it index}$	$(IY + \mathtt{index}) < -D$
			LD	(IY + index), E	${ m FD73}{\ \it index}$	(IY + index) < - E
			LD	(IY+index),H	${ m FD74}$ index	$(IY + \mathtt{index}) < -H$
			LD	(IY+index),L	${ m FD75}$ index	$(IY + \mathtt{index}) < -L$
			LD	$(IY + {\tt index}), {\tt byte}$	$FD76 \\ \textbf{indexbyte}$	$(IY + \mathtt{index}) \leq \mathtt{-byte}$
	MVI	A, byte	LD	A, byte	3Ebyte	$A \leq$ - byte
	MVI	B, $byte$	LD	$B, \hspace{-0.5em} extbf{byte}$	$06 { t byte}$	$B \mathrel{<\!\!\!\!-}$ byte
	MVI	C, $byte$	LD	C,byte	$0\mathrm{E}$ byte	$\mathrm{C} \mathrel{< ext{-}}$ byte
	MVI	D, $byte$	LD	D, byte	16 byte	$D \leq$ - byte
	MVI	E, $byte$	LD	$E, extbf{byte}$	1Ebyte	$E \leq$ - byte
	MVI	H, $byte$	LD	H, byte	26byte	$H \leq$ - byte
	MVI	L, $byte$	LD	L, byte	2Ebyte	$L \leq$ - byte
	MVI	$M, \hspace{-0.1cm} \text{byte}$	LD	(HL) , byte	36byte	(HL) <- byte
			LD	$(IX + \mathtt{index}), \mathtt{byte}$	DD36index byte	$(IX + \mathtt{index}) \leq \mathtt{-byte}$
			LD	$(IY + {\tt index}), {\tt byte}$	FD36index byte	$(IY + \mathtt{index}) \leq \mathtt{-byte}$
	STAX	В	LD	(BC),A	02	(BC) <- A
	STAX	D	LD	(DE),A	12	(DE) <- A
	STA	word	LD	$(word),\!A$	32word	$(word) \mathrel{<\!\!\!\!-} A$

16 Bit Transfer Instructions

8080 Mnem	onic	Z80 M	nemonic	Machine Code	Operation
LXI	$B,\! word$	LD	$\mathrm{BC},\!word$	$01 { m word}$	$BC \leq - \mbox{word}$
LXI	$D,\!word$	LD	$\mathrm{DE},$ word	$11 \mathrm{word}$	$DE \mathrel{<\text{-}word}$
LXI	$H,\! word$	LD	HL,word	$21 \mathrm{word}$	$HL \leq - word$
LXI	SP,word	LD	SP,word	31 word	$SP \leq - word$
		LD	${\rm IX},$ word	${ m DD21}{\it word}$	$IX \mathrel{<\text{word}}$
		LD	IY,word	${ m FD21}$ word	$IY \mathrel{<_{\text{-}}} word$
LHLD	word	LD	HL.(word)	2Aword	HL <- (word)

	T D	DG (ED 4D	DG : ()
	LD	$\mathrm{BC},\!(word)$	${ m ED4B}$ word	$\mathrm{BC} <$ - (word)
	LD	$\mathrm{DE}_{,}(word)$	${ m ED5B}$ word	DE <- (word)
	LD	HL,(word)	ED6B word	$HL \leq - (word)$
	LD	SP,(word)	ED7B word	$\mathrm{SP} \mathrel{< ext{-}} (\mathtt{word})$
	LD	$IX,\!(word)$	DD2A word	$IX \leq - (word)$
	LD	IY,(word)	FD2A word	$IY \leq - (word)$
SHLD word	LD	$({\sf word}),\! HL$	22word	$(word) \le -HL$
	LD	$({\sf word}),\!{ m BC}$	${ m ED43word}$	$(word) \leq -BC$
	LD	$({\sf word}),\!{\rm DE}$	${ m ED53word}$	$(word) \le -DE$
	LD	$({\sf word}),\! HL$	ED6B word	$(word) \le -HL$
	LD	$({\sf word}),\!\!{\rm IX}$	$DD22 {\color{red}word}$	$(word) \mathrel{<\!\!\!\!-} \mathrm{IX}$
	LD	$({\sf word}),\! {\rm IY}$	$DD22 {\color{red}word}$	$(word) \mathrel{<\!\!\!\!-} \mathrm{IY}$
	LD	$({\sf word}), {\rm SP}$	${ m ED73word}$	$(word) \le SP$
SPHL	LD	SP,HL	F9	SP <- HL
	LD	SP,IX	DDF9	SP <- IX
	LD	SP,IY	FDF9	SP <- IY

Register Exchange Instructions

8080 Mnemonic	Z80 M	Inemonic	Machine Code	Operation
XCHG	EX	DE,HL	EB	HL <-> DE
XTHL	EX	(SP),HL	E3	H <-> (SP+1); L <-> (SP)
	EX	(SP),IX	DDE3	IXh <-> (SP+1); IXl <-> (SP)
	EX	(SP),IY	FDE3	IYh <-> (SP+1); IYl <-> (SP)
	EX	AF,AF'	08	$AF \leftarrow AF'$
	EXX		D9	BC/DE/HL <-> BC'/DE'/HL'

Add Byte Instructions

8080 Mnemonic		onic	Z80 Mnemonic		Machine Code	Operation	
	ADD	A	ADD	A,A	87	$A \leftarrow A + A$	
	ADD	В	ADD	A,B	80	$A \leftarrow A + B$	
	ADD	C	ADD	A,C	81	$A \leftarrow A + C$	
	ADD	D	ADD	A,D	82	$A \leftarrow A + D$	
	ADD	E	ADD	A,E	83	$A \leftarrow A + E$	
	ADD	H	ADD	A,H	84	$A \leftarrow A + H$	
	ADD	L	ADD	A,L	85	$A \leftarrow A + L$	
	ADD	M	ADD	A,(HL)	86	$A \leftarrow A + (HL)$	
			ADD	$A,\!(IX + \mathtt{index})$	$DD86 \\ \textbf{index}$	$A \mathrel{<\!\text{-}} A + (IX + \texttt{index})$	
			ADD	$A,\!(IY+\!\mathtt{index})$	${ m FD86}$ index	$A \mathrel{<\!\text{-}} A + (IY + \texttt{index})$	
	ADI	byte	ADD	A, byte	C6byte	A < -A + byte	

Add Byte with Carry-In Instructions

8080 Z80 Mnemonic Machine Code Operation

Mnem	onic				
ADC	A	ADC	A,A	8F	$A \leftarrow A + A + Carry$
ADC	В	ADC	A,B	88	$A \leftarrow A + B + Carry$
ADC	C	ADC	A,C	89	$A \leftarrow A + C + Carry$
ADC	D	ADC	A,D	8A	$A \leftarrow A + D + Carry$
ADC	E	ADC	A,E	8B	$A \leftarrow A + E + Carry$
ADC	Н	ADC	A,H	8C	$A \leftarrow A + H + Carry$
ADC	L	ADC	A,L	8D	$A \leftarrow A + L + Carry$
ADC	M	ADC	A,(HL)	8E	$A \leftarrow A + (HL) + Carry$
		ADC	$A,\!(IX + \! \mathtt{index})$	DD8E index	$A \leftarrow A + (IX + index) + Carry$
		ADC	$A,\!(IY + \! \mathtt{index})$	${ m FD8E}{\mbox{index}}$	$A \leftarrow A + (IY + index) + Carry$
ACI	byte	ADC	A,byte	CE byte	$A \leftarrow A + byte + Carry$

Subtract Byte Instructions

8080 Mnem	onic	Z80 N	Inemonic	Machine Code	Operation
SUB	A	SUB	A	97	A <- A - A
SUB	В	SUB	В	90	A <- A - B
SUB	C	SUB	C	91	A <- A - C
SUB	D	SUB	D	92	A <- A - D
SUB	E	SUB	E	93	A <- A - E
SUB	Н	SUB	Н	94	A <- A - H
SUB	L	SUB	L	95	A <- A - L
SUB	M	SUB	(HL)	96	A <- A - (HL)
		SUB	$(\mathrm{IX} + \mathtt{index})$	$DD96 \\ \texttt{index}$	$A \mathrel{<\!\text{-}} A \mathrel{-} (IX + index)$
		SUB	$(IY + \mathtt{index})$	FD96index	$A \mathrel{<\!\text{-}} A \mathrel{-} (IY + index)$
SUI	byte	SUB	byte	${ m D6}$ byte	$A \leq -A$ - byte

Subtract Byte With Borrow-In Instructions

8080 Mnem	ionic	Z80 N	Inemonic	Machine Code	Operation
SBB	A	SBC	A	9F	A <- A - A - Carry
SBB	В	SBC	В	98	A <- A - B - Carry
SBB	C	SBC	C	99	A <- A - C - Carry
SBB	D	SBC	D	9A	A <- A - D - Carry
SBB	E	SBC	E	9B	A <- A - E - Carry
SBB	Н	SBC	Н	9C	A <- A - H - Carry
SBB	L	SBC	L	9D	A <- A - L - Carry
SBB	M	SBC	(HL)	9E	A <- A - (HL) - Carry
		SBC	$(IX + \mathtt{index})$	$DD9E {\tt index}$	$A \leq -A - (IX + index) - Carry$
		SBC	$(IY + \mathtt{index})$	FD9Eindex	$A \leftarrow A - (IY + index) - Carry$
SBI	byte	SBC	byte	DE byte	$A \leq -A - byte - Carry$

Double Byte Add Instructions

8080 Mnemonic	Z80 Mnemonic	Machine Code	Operation
DAD B	ADD HL,BC	09	HL <- HL + BC
DAD D	ADD HL,DE	19	$HL \leftarrow HL + DE$
DAD H	ADD HL,HL	29	$HL \leftarrow HL + HL$
DAD SP	ADD HL,SP	39	$HL \leftarrow HL + SP$
	ADD IX,BC	DD09	IX < -IX + BC
	ADD IX,DE	DD19	IX < -IX + DE
	ADD IX,IX	DD29	$IX \leftarrow IX + IX$
	ADD IX,SP	DD39	IX < -IX + SP
	ADD IY,BC	FD09	$IX \leftarrow IX + BC$
	ADD IY,DE	FD19	$IX \leftarrow IX + DE$
	ADD IY,IY	FD29	$IY \leftarrow IY + IY$
	ADD IY,SP	FD39	IY < -IY + SP

Double Byte Add With Carry-In Instructions

8080 Mnemonic	Z80 M	Inemonic	Machine Code	Operation
	ADC	HL,BC	ED4A	$HL \leftarrow HL + BC + Carry$
	ADC	HL,DE	ED5A	$HL \leftarrow HL + DE + Carry$
	ADC	HL,HL	ED6A	$HL \leftarrow HL + HL + Carry$
	ADC	HL,SP	ED7A	$HL \leftarrow HL + SP + Carry$
	ADC	HL,HL	ED6A	HL <- HL + HL + Carry

Double Byte Subtract With Borrow-In Instructions

8080 Mnemonic	Z80 Mnemonic	Machine Code	Operation
	SBC HL,BC	ED42	HL <- HL - BC - Carry
	SBC HL,DE	ED52	HL <- HL - DE - Carry
	SBC HL,HL	ED62	HL <- HL - HL - Carry
	SBC HL,SP	ED72	HL <- HL - SP - Carry

Control Instructions

8080 Mnemonic	Z80 M	Inemonic	Machine Code	Operation
DI	DI		F3	IFF <- 0
EI	EI		FB	IFF <- 1
	IM	0	ED46	
	IM	1	ED56	
	IM	2	ED5E	
	LD	A,I	ED57	A <- Interrupt Page
	LD	I,A	ED47	Interrupt Page <- A
	LD	A,R	ED5F	A <- Refresh Register
	LD	R,A	ED4F	Refresh Register <- A
NOP	NOP		00	No Operation

HLT 76 NOP;PC <- PC-1

Increment By	te Instructions
---------------------	-----------------

8080 Mnemonic		Z80 Mnemonic		Machine Code	Operation
INR	A	INC	A	3C	A < -A + 1
INR	В	INC	В	04	B < -B + 1
INR	C	INC	C	0C	C < -C + 1
INR	D	INC	D	14	D < -D + 1
INR	E	INC	E	1C	$E \leftarrow E + 1$
INR	H	INC	Н	24	H < -H + 1
INR	L	INC	L	2C	$L \leftarrow L + 1$
INR	M	INC	(HL)	34	(HL) < - (HL) + 1
		INC	$(IX + \mathtt{index})$	$DD34 \\ \textbf{index}$	$(IX + \mathtt{index}) < -(IX + \mathtt{index}) + 1$
		INC	$(IY + \mathtt{index})$	FD34index	$(IY + \mathtt{index}) < - (IY + \mathtt{index}) + 1$

Decrement Byte Instructions

8080 Mnemonic	Z80 Mnemonic	Machine Code	Operation
DCR A	DEC A	3D	A <- A - 1
DCR B	DEC B	05	B <- B - 1
DCR C	DEC C	0D	C <- C - 1
DCR D	DEC D	15	D <- D - 1
DCR E	DEC E	1D	E <- E - 1
DCR H	DEC H	25	H <- H - 1
DCR L	DEC L	2D	L <- L - 1
DCR M	DEC (HL)	35	(HL) <- (HL) - 1
	DEC (IX + index)	$DD35 \\ \textbf{index}$	$(IX + \mathtt{index}) < - (IX + \mathtt{index}) - 1$
	DEC (IY + index)	${ m FD35}{\ }$ index	$(IY + \mathtt{index}) < - (IY + \mathtt{index}) - 1$

Increment Register Pair Instructions

8080 Mnemonic		Z80 Mnemonic		Machine Code	Operation	
INX	В	INC	BC	03	BC <- BC + 1	
INX	D	INC	DE	13	DE <- DE + 1	
INX	Н	INC	HL	23	HL <- HL + 1	
INX	SP	INC	SP	33	SP < -SP + 1	
		INC	IX	DD23	IX < -IX + 1	
		INC	IY	FD23	IY < -IY + 1	

Decrement Register Pair Instructions

8080 Mnemonic	Z80 Mnemonic	Machine Code	e Operation
DCX B	DEC BC	0B	BC <- BC - 1

DCX	D	DEC	DE	1B	DE <- DE - 1
DCX	Н	DEC	HL	2B	HL <- HL - 1
DCX	SP	DEC	SP	3B	SP <- SP - 1
		DEC	IX	DD2B	IX <- IX - 1
		DEC	IY	FD2B	IY <- IY - 1

Special Accumulator and Flag Instructions

8080 Mnemonic	Z80 Mnemonic	Machine Code	Operation
DAA	DAA	27	
CMA	CPL	2F	A <- NOT A
STC	SCF	37	CF (Carry Flag) <- 1
CMC	CCF	3F	CF (Carry Flag) <- NOT CF
	NEG	ED44	A <- 0-A

Rotate Instructions

8080 Mnemonic	Z80 Mnemonic		Machine Code	Operation
RLC	RLCA		07	
RRC	RRCA		0F	
RAL	RLA		17	
RAR	RRA		1F	
	RLD		ED6F	
	RRD		ED67	
	RLC	A	CB07	
	RLC	В	CB00	
	RLC	C	CB01	
	RLC	D	CB02	
	RLC	E	CB03	
	RLC	Н	CB04	
	RLC	L	CB05	
	RLC	(HL)	CB06	
	RLC	$(IX + \mathtt{index})$	$DDCB {\tt index} 06$	
	RLC	$(IY + \mathtt{index})$	$FDCB {\tt index} 06$	
	RL	A	CB17	
	RL	В	CB10	
	RL	C	CB11	
	RL	D	CB12	
	RL	E	CB13	
	RL	Н	CB14	
	RL	L	CB15	
	RL	(HL)	CB16	
	RL	$(IX + \mathtt{index})$	$DDCB {\tt index} 16$	
	RL	$(IY + \mathtt{index})$	FDCBindex16	

 RRC	A	CB0F	
 RRC	В	CB08	
 RRC	C	CB09	
 RRC	D	CB0A	
 RRC	E	CB0B	
 RRC	H	CB0C	
 RRC	L	CB0D	
 RRC	(HL)	CB0E	
 RRC	$(\mathrm{IX} + \mathtt{index})$	$DDCB \\ \textbf{index} \\ 0E$	
 RRC	$(IY + \mathtt{index})$	$FDCB {\tt index} 0E$	
 RL	A	CB1F	
 RL	В	CB18	
 RL	C	CB19	
 RL	D	CB1A	
 RL	E	CB1B	
 RL	Н	CB1C	
 RL	L	CB1D	
 RL	(HL)	CB1E	
 RL	$(IX + \mathtt{index})$	$DDCB \\ \textbf{index} \\ 1E$	
 RL	(IY+index)	FDCBindex1E	

Logical Byte Instructions

8080 Mnemonic		Inemonic	Machine Code	Operation
A	AND	A	A7	A <- A AND A
В	AND	В	A0	A <- A AND B
C	AND	C	A1	A <- A AND C
D	AND	D	A2	A <- A AND D
E	AND	E	A3	A <- A AND E
Н	AND	Н	A4	A <- A AND H
L	AND	L	A5	A <- A AND L
M	AND	(HL)	A6	$A \leq -A \text{ AND (HL)}$
	AND	$(IX + \mathtt{index})$	${\rm DDA6}{\sc index}$	$A \leq -A \ AND \ (IX + index)$
	AND	$(IY + \mathtt{index})$	${ m FDA6}{\c index}$	$A \leq -A \ AND \ (IY + index)$
byte	AND	byte	E6byte	$A \leq -A \ AND$ byte
A	XOR	A	AF	$A \leq -A XOR A$
В	XOR	В	A8	A <- A XOR B
C	XOR	C	A9	A <- A XOR C
D	XOR	D	AA	A <- A XOR D
E	XOR	E	AB	A <- A XOR E
Н	XOR	Н	AC	A <- A XOR H
L	XOR	L	AD	A <- A XOR L
M	XOR	(HL)	AE	$A \leq -A XOR (HL)$
	XOR	$(IX + \mathtt{index})$	${ m DDAE}$ index	$A < -A \ XOR \ (IX + \texttt{index})$
	A B C D E H L M byte A B C D E	A AND B AND C AND D AND E AND H AND L AND M AND AND AND byte AND A XOR B XOR C XOR D XOR E XOR H XOR L XOR M XOR	A AND A B AND B C AND C D AND D E AND E H AND H L AND L M AND (IX+index) AND (IY+index) byte AND byte A XOR A B XOR B C XOR C D XOR D E XOR H L XOR L	A AND A A7 B AND B A0 C AND C A1 D AND D A2 E AND E A3 H AND H A4 L AND L A5 M AND (IX+index) DDA6index AND (IY+index) FDA6index byte AND byte E6byte A XOR A AF B XOR B A8 C XOR C A9 D XOR D AA E XOR H AC L XOR L AD M XOR (HL) AE

		XOR	$(\mathrm{IY} + \mathtt{index})$	${ m FDAE}$ index	$A <- A \ XOR \ (IY + \texttt{index})$
XRI	byte	XOR	byte	EE byte	$A \leq A XOR$ byte
ORA	A	OR	A	B7	A <- A OR A
ORA	В	OR	В	B0	A <- A OR B
ORA	\mathbf{C}	OR	C	B1	A <- A OR C
ORA	D	OR	D	B2	A <- A OR D
ORA	E	OR	E	В3	A <- A OR E
ORA	Н	OR	H	B4	A <- A OR H
ORA	L	OR	L	B5	A <- A OR L
ORA	M	OR	(HL)	B6	A <- A OR (HL)
		OR	$(IX + \mathtt{index})$	$DDB6 \\ \textbf{index}$	$A \leq A OR (IX + index)$
		OR	$(IY + \mathtt{index})$	${ m FDB6}$ index	$A \leq A OR (IY + index)$
ORI	byte	OR	byte	F6 byte	$A \leq A OR$ byte
CMP	A	CP	A	BF	A - A
CMP	В	CP	В	B8	A - B
CMP	\mathbf{C}	CP	C	B9	A - C
CMP	D	CP	D	BA	A - D
CMP	E	CP	E	BB	A - E
CMP	Н	CP	H	BC	A - H
CMP	L	CP	L	BD	A - L
CMP	M	CP	(HL)	BE	A - (HL)
		CP	$(IX + \mathtt{index})$	$DDBE {\color{red}\textbf{index}}$	A - $(IX + index)$
		CP	$(IY + \mathtt{index})$	${ m FDBE}$ index	A - $(IY + index)$
CPI	byte	CP	byte	${ m FE}$ byte	${ m A}$ - byte
		CPI		EDA1	A - (HL);HL <- HL+1;BC <- BC-1
		CPIR		EDB1	A - (HL);HL <- HL+1;BC <- BC-1
		CPD		EDA9	A - (HL);HL <- HL-1;BC <- BC-1
		CPDR		EDB9	A - (HL);HL <- HL-1;BC <- BC-1

Branch Control/Program Counter Load Instructions

8080 Mnem	onic	Z80 M	nemonic	Machine Code	Operation
JMP	address	JP	address	C3address	PC <- address
JNZ	address	JP	NZ,address	C2address	If NZ, PC <- address
JZ	address	JP	Z,address	CAaddress	If Z, PC <- address
JNC	address	JP	NC,address	D2address	If NC, PC <- address
JC	address	JP	C,address	DAaddress	If C, PC <- address
JPO	address	JP	PO,address	E2address	If PO, PC <- address
JPE	address	JP	PE,address	EAaddress	If PE, PC <- address
JP	address	JP	P,address	F2address	If P, PC <- address
JM	address	JP	M,address	FAaddress	If M, PC <- address
PCHL		JP	(HL)	E9	PC <- HL
		JP	(IX)	DDE9	PC <- IX
		JP	(IY)	FDE9	PC <- IY

0.00.2017				0000/2	oo maraaaan oo
		JR	index	18index	$PC \leftarrow PC + index$
		JR	NZ, index	$20 {\tt index}$	If NZ , $PC \leftarrow PC + index$
		JR	Z, index	28index	$If Z, PC \leftarrow PC + \mathtt{index}$
		JR	NC,index	30 index	If NC , $PC \leftarrow PC + index$
		JR	C, index	38index	If C , $PC \leftarrow PC + index$
		DJNZ	index	$10 {\tt index}$	$B \le B - 1$; while $B \ge 0$, $PC \le PC + index$
CALL	address	CALL	address	CDaddress	$(SP-1) \leftarrow PCh;(SP-2) \leftarrow PC1; SP \leftarrow SP - 2;PC \leftarrow address$
CNZ	address	CALL	NZ,address	C4address	If NZ, CALL address
CZ	address	CALL	Z,address	CCaddress	If Z, CALL address
CNC	address	CALL	NC,address	D4address	If NC, CALL address
CC	address	CALL	C,address	DCaddress	If C, CALL address
CPO	address	CALL	PO,address	E4address	If PO, CALL address
CPE	address	CALL	PE,address	ECaddress	If PE, CALL address
CP	address	CALL	P,address	F4address	If P, CALL address
CM	address	CALL	M,address	FCaddress	If M, CALL address
RET		RET		C9	PCl <- (SP);PCh <- (SP+1); SP <- (SP+2)
RNZ		RET	NZ	C0	If NZ, RET
RZ		RET	Z	C8	If Z, RET
RNC		RET	NC	D0	If NC, RET
RC		RET	C	D8	If C, RET
RPO		RET	PO	E0	If PO, RET
RPE		RET	PE	E8	If PE, RET
RP		RET	P	F0	If P, RET
RM		RET	M	F8	If M, RET
		RETI		ED4D	Return from Interrupt
		RETN		ED45	IFF1 <- IFF2;RETI
RST	0	RST	0	C7	CALL 0
RST	1	RST	8	CF	CALL 8
RST	2	RST	10H	D7	CALL 10H
RST	3	RST	18H	DF	CALL 18H
RST	4	RST	20H	E7	CALL 20H
RST	5	RST	28H	EF	CALL 28H
RST	6	RST	30H	F7	CALL 30H
RST	7	RST	38H	FF	CALL 38H

Stack Operation Instructions

8080 Mnemonic	Z80 Mnemonic	Machine Code	Operation
PUSH B	PUSH BC	C5	(SP-2) <- C; (SP-1) <- B; SP <- SP - 2
PUSH D	PUSH DE	D5	(SP-2) <- E; (SP-1) <- D; SP <- SP - 2
PUSH H	PUSH HL	E5	(SP-2) <- L; (SP-1) <- H; SP <- SP - 2
PUSH PSW	PUSH AF	F5	(SP-2) <- Flags; (SP-1) <- A; SP <- SP - 2
	PUSH IX	DDE5	(SP-2) <- IXl; (SP-1) <- IXh; SP <- SP - 2

		PUSH	IY	FDE5	(SP-2) <- IYI; (SP-1) <- IYh; SP <- SP - 2
POP	В	POP	BC	C1	B <- (SP+1); C <- (SP); SP <- SP + 2
POP	D	POP	DE	D1	D <- (SP+1); E <- (SP); SP <- SP + 2
POP	Н	POP	HL	E1	H <- (SP+1); L <- (SP); SP <- SP + 2
POP	PSW	POP	AF	F1	A <- (SP+1); Flags <- (SP); SP <- SP + 2
		POP	IX	DDE1	IXh <- (SP+1); IXl <- (SP); SP <- (SP+2)
		POP	IY	FDE1	IYh <- (SP+1); IYl <- (SP); SP <= (SP+2)

Input/Output Instructions

8080 Mnemonic		Z80 Mnemonic		Machine Code	Operation
IN	byte	IN	A,(byte)	DB byte	$A \leq -[byte]$
		IN	A,(C)	ED78	A <- [C]
		IN	B,(C)	ED40	B <- [C]
		IN	C,(C)	ED48	C <- [C]
		IN	D,(C)	ED50	D <- [C]
		IN	E,(C)	ED58	E <- [C]
		IN	H,(C)	ED60	H <- [C]
		IN	L,(C)	ED68	L <- [C]
		INI		EDA2	(HL) <- [C];B <- B-1;HL <- HL+1
		INIR		EDB2	(HL) <- [C];B <- B-1;HL <- HL+1; Repeat while B>0
		IND		EDAA	(HL) <- [C];B <- B-1;HL <- HL-1
		INDR		EDBA	(HL) <- [C];B <- B-1;HL <- HL-1; Repeat while B>0
OUT	byte	OUT	(byte),A	D320	$[byte] ext{<-} A$
		OUT	(C),A	ED79	[C] <- A
		OUT	(C),B	ED41	[C] <- B
		OUT	(C),C	ED49	[C] <- C
		OUT	(C),D	ED51	[C] <- D
		OUT	(C),E	ED59	[C] <- E
		OUT	(C),H	ED61	[C] <- H
		OUT	(C),L	ED69	[C] <- L
		OUTI		EDA3	[C] <- (HL);B <- B-1;HL <- HL+1
		OTIR		EDB3	[C] <- (HL);B <- B-1;HL <- HL+1; Repeat while B>0
		OUTI)	EDAB	[C] <- (HL);B <- B-1;HL <- HL-1
		OTDR	8	EDBB	[C] <- (HL);B <- B-1;HL <- HL-1; Repeat while B>0

Data Transfer Instructions (Z80 Only)

8080 Mnemonic	Z80 Mnemonic	Machine Code	e Operation
	LDI	EDA0	(DE) <- (HL);HL <- HL+1; DE <- DE+1; BC <- BC-1

 LDIR	EDB0	(DE) <- (HL);HL <- HL+1; DE <- DE+1; BC <- BC-1; repeat while BC<>-1
 LDD	EDA8	(DE) <- (HL);HL <- HL-1; DE <- DE-1; BC <- BC-1
 LDDR	EDB8	(DE) <- (HL);HL <- HL-1; DE <- DE-1; BC <- BC-1; repeat while BC<>-1

Bit Manipulation Instructions (Z80 Only)

8080 Mnemonic	Z80 N	Inemonic	Machine Code	Operation
	BIT	0,A	CB47	Z flag <- NOT Bit 0
	BIT	0,B	CB40	Z flag <- NOT Bit 0
	BIT	0,C	CB41	Z flag <- NOT Bit 0
	BIT	0,D	CB42	Z flag <- NOT Bit 0
	BIT	0,E	CB43	Z flag <- NOT Bit 0
	BIT	0,H	CB44	Z flag <- NOT Bit 0
	BIT	0,L	CB45	Z flag <- NOT Bit 0
	BIT	0,(HL)	CB46	Z flag <- NOT Bit 0
	BIT	$0,\!(\mathrm{IX}+\!\mathtt{index})$	${ m DDCB}$ index 46	Z flag <- NOT Bit 0
	BIT	$0,\!(\mathrm{IY}+\!\mathtt{index})$	${ m FDCB}$ index 46	Z flag <- NOT Bit 0
	BIT	1,A	CB4F	Z flag <- NOT Bit 1
	BIT	1,B	CB48	Z flag <- NOT Bit 1
	BIT	1,C	CB49	Z flag <- NOT Bit 1
	BIT	1,D	CB4A	Z flag <- NOT Bit 1
	BIT	1,E	CB4B	Z flag <- NOT Bit 1
	BIT	1,H	CB4C	Z flag <- NOT Bit 1
	BIT	1,L	CB4D	Z flag <- NOT Bit 1
	BIT	1,(HL)	CB4E	Z flag <- NOT Bit 1
	BIT	$1,\!(IX + \mathtt{index})$	$DDCB {\tt index} 4E$	Z flag <- NOT Bit 1
	BIT	$1,\!(IY + \mathtt{index})$	FDCBindex4E	Z flag <- NOT Bit 1
	BIT	2,A	CB57	Z flag <- NOT Bit 2
	BIT	2,B	CB50	Z flag <- NOT Bit 2
	BIT	2,C	CB51	Z flag <- NOT Bit 2
	BIT	2,D	CB52	Z flag <- NOT Bit 2
	BIT	2,E	CB53	Z flag <- NOT Bit 2
	BIT	2,H	CB54	Z flag <- NOT Bit 2
	BIT	2,L	CB55	Z flag <- NOT Bit 2
	BIT	2,(HL)	CB56	Z flag <- NOT Bit 2
	BIT	2, $(IX+index)$	DDCBindex56	Z flag <- NOT Bit 2
	BIT	2, $(IY + index)$	FDCBindex56	Z flag <- NOT Bit 2
	BIT	3,A	CB5F	Z flag <- NOT Bit 3
	BIT	3,B	CB58	Z flag <- NOT Bit 3
	BIT	3,C	CB59	Z flag <- NOT Bit 3
	BIT	3,D	CB5A	Z flag <- NOT Bit 3
	BIT	3,E	CB5B	Z flag <- NOT Bit 3

 BIT	3,Н	CB5C	Z flag <- NOT Bit 3
 BIT	3,L	CB5D	Z flag <- NOT Bit 3
 BIT	3,(HL)	CB5E	Z flag <- NOT Bit 3
 BIT	3,(IX+index)	DDCBindex5E	Z flag <- NOT Bit 3
 BIT	3, (IY + index)	$FDCB \verb"index' 5E"$	Z flag <- NOT Bit 3
 BIT	4,A	CB67	Z flag <- NOT Bit 4
 BIT	4,B	CB60	Z flag <- NOT Bit 4
 BIT	4,C	CB61	Z flag <- NOT Bit 4
 BIT	4,D	CB62	Z flag <- NOT Bit 4
 BIT	4,E	CB63	Z flag <- NOT Bit 4
 BIT	4,H	CB64	Z flag <- NOT Bit 4
 BIT	4,L	CB65	Z flag <- NOT Bit 4
 BIT	4,(HL)	CB66	Z flag <- NOT Bit 4
 BIT	$4,\!(IX + \mathtt{index})$	$DDCB {\tt index} 66$	Z flag <- NOT Bit 4
 BIT	$4,\!(IY+\!\mathtt{index})$	FDCBindex66	Z flag <- NOT Bit 4
 BIT	5,A	CB6F	Z flag <- NOT Bit 5
 BIT	5,B	CB68	Z flag <- NOT Bit 5
 BIT	5,C	CB69	Z flag <- NOT Bit 5
 BIT	5,D	CB6A	Z flag <- NOT Bit 5
 BIT	5,E	CB6B	Z flag <- NOT Bit 5
 BIT	5,H	CB6C	Z flag <- NOT Bit 5
 BIT	5,L	CB6D	Z flag <- NOT Bit 5
 BIT	5,(HL)	CB6E	Z flag <- NOT Bit 5
 BIT	5, $(IX+index)$	$DDCB {\tt index} 6E$	Z flag <- NOT Bit 5
 BIT	5, $(IY+index)$	FDCBindex6E	Z flag <- NOT Bit 5
 BIT	6,A	CB77	Z flag <- NOT Bit 6
 BIT	6,B	CB70	Z flag <- NOT Bit 6
 BIT	6,C	CB71	Z flag <- NOT Bit 6
 BIT	6,D	CB72	Z flag <- NOT Bit 6
 BIT	6,E	CB73	Z flag <- NOT Bit 6
 BIT	6,H	CB74	Z flag <- NOT Bit 6
 BIT	6,L	CB75	Z flag <- NOT Bit 6
 BIT	6,(HL)	CB76	Z flag <- NOT Bit 6
 BIT	$6,\!(IX \!\!+\!\! \texttt{index})$	DDCBindex76	Z flag <- NOT Bit 6
 BIT	$6,\!(IY+\!\mathtt{index})$	FDCBindex76	Z flag <- NOT Bit 6
 BIT	7,A	CB7F	Z flag <- NOT Bit 7
 BIT	7,B	CB78	Z flag <- NOT Bit 7
 BIT	7,C	CB79	Z flag <- NOT Bit 7
 BIT	7,D	CB7A	Z flag <- NOT Bit 7
 BIT	7,E	CB7B	Z flag <- NOT Bit 7
 BIT	7,H	CB7C	Z flag <- NOT Bit 7
 BIT	7,L	CB7D	Z flag <- NOT Bit 7
 BIT	7,(HL)	CB7E	Z flag <- NOT Bit 7
 BIT	$7,\!(IX + \mathtt{index})$	DDCBindex7E	Z flag <- NOT Bit 7

,,,	.00.2017			0000/2	oo maaadaan oo
		BIT	7, (IY + index)	FDCBindex7E	Z flag <- NOT Bit 7
		RES	0,A	CB87	Bit 0 <- 0
		RES	0,B	CB80	Bit 0 <- 0
		RES	0,C	CB81	Bit 0 <- 0
		RES	0,D	CB82	Bit 0 <- 0
		RES	0,E	CB83	Bit 0 <- 0
		RES	0,H	CB84	Bit 0 <- 0
		RES	0,L	CB85	Bit 0 <- 0
		RES	0,(HL)	CB86	Bit 0 <- 0
		RES	$0,\!(IX + \mathtt{index})$	$DDCB {\tt index} 86$	Bit 0 <- 0
		RES	$0,\!(IY+\!\mathtt{index})$	FDCBindex86	Bit 0 <- 0
		RES	1,A	CB8F	Bit 1 <- 0
		RES	1,B	CB88	Bit 1 <- 0
		RES	1,C	CB89	Bit 1 <- 0
		RES	1,D	CB8A	Bit 1 <- 0
		RES	1,E	CB8B	Bit 1 <- 0
		RES	1,H	CB8C	Bit 1 <- 0
		RES	1,L	CB8D	Bit 1 <- 0
		RES	1,(HL)	CB8E	Bit 1 <- 0
		RES	$1,\!(IX+\!\mathtt{index})$	DDCB index 8E	Bit 1 <- 0
		RES	$1,\!(IY+\!\mathtt{index})$	$FDCB {\tt index} 8E$	Bit 1 <- 0
		RES	2,A	CB97	Bit 2 <- 0
		RES	2,B	CB90	Bit 2 <- 0
		RES	2,C	CB91	Bit 2 <- 0
		RES	2,D	CB92	Bit 2 <- 0
		RES	2,E	CB93	Bit 2 <- 0
		RES	2,H	CB94	Bit 2 <- 0
		RES	2,L	CB95	Bit 2 <- 0
		RES	2,(HL)	CB96	Bit 2 <- 0
		RES	$2,\!(IX + \mathtt{index})$	$DDCB {\tt index} 96$	Bit 2 <- 0
		RES	$2,\!(IY+\!\mathtt{index})$	FDCBindex96	Bit 2 <- 0
		RES	3,A	CB9F	Bit 3 <- 0
		RES	3,B	CB98	Bit 3 <- 0
		RES	3,C	CB99	Bit 3 <- 0
		RES	3,D	CB9A	Bit 3 <- 0
		RES	3,E	CB9B	Bit 3 <- 0
		RES	3,H	CB9C	Bit 3 <- 0
		RES	3,L	CB9D	Bit 3 <- 0
		RES	3,(HL)	CB9E	Bit 3 <- 0
		RES	3,(IX+index)	DDCBindex9E	
		RES	3,(IY+index)	FDCBindex9E	
		RES	4,A	CBA7	Bit 4 <- 0
		RES	4,B	CBA0	Bit 4 <- 0
		RES	4,C	CBA1	Bit 4 <- 0

03.	03.2017			8080/2	bu iristruction si
		RES	4,D	CBA2	Bit 4 <- 0
		RES	4,E	CBA3	Bit 4 <- 0
		RES	4,H	CBA4	Bit 4 <- 0
		RES	4,L	CBA5	Bit 4 <- 0
		RES	4,(HL)	CBA6	Bit 4 <- 0
		RES	$4,\!(IX + \mathtt{index})$	$DDCB \\ \textbf{index} \\ A6$	Bit 4 <- 0
		RES	$4,\!(IY+\!\mathtt{index})$	$FDCB \\ \textbf{index} \\ A6$	Bit 4 <- 0
		RES	5,A	CBAF	Bit 5 <- 0
		RES	5,B	CBA8	Bit 5 <- 0
		RES	5,C	CBA9	Bit 5 <- 0
		RES	5,D	CBAA	Bit 5 <- 0
		RES	5,E	CBAB	Bit 5 <- 0
		RES	5,H	CBAC	Bit 5 <- 0
		RES	5,L	CBAD	Bit 5 <- 0
		RES	5,(HL)	CBAE	Bit 5 <- 0
		RES	$5,\!(IX+\!\mathtt{index})$	$DDCB \\ \textbf{index} AE$	Bit 5 <- 0
		RES	5,(IY+index)	$FDCB \\ \textbf{index} AE$	Bit 5 <- 0
		RES	6,A	CBB7	Bit 6 <- 0
		RES	6,B	CBB0	Bit 6 <- 0
		RES	6,C	CBB1	Bit 6 <- 0
		RES	6,D	CBB2	Bit 6 <- 0
		RES	6,E	CBB3	Bit 6 <- 0
		RES	6,H	CBB4	Bit 6 <- 0
		RES	6,L	CBB5	Bit 6 <- 0
		RES	6,(HL)	CBB6	Bit 6 <- 0
		RES	$6,\!(IX \!\!+\! \mathtt{index})$	DDCB index B6	Bit 6 <- 0
		RES	$6,\!(IY+\!\mathtt{index})$	$FDCB {\tt index} B6$	Bit 6 <- 0
		RES	7,A	CBBF	Bit 7 <- 0
		RES	7,B	CBB8	Bit 7 <- 0
		RES	7,C	CBB9	Bit 7 <- 0
		RES	7,D	CBBA	Bit 7 <- 0
		RES	7,E	CBBB	Bit 7 <- 0
		RES	7,H	CBBC	Bit 7 <- 0
		RES	7,L	CBBD	Bit 7 <- 0
		RES	7,(HL)	CBBE	Bit 7 <- 0
		RES	7,(IX+index)	$DDCB {\tt index} BE$	Bit 7 <- 0
		RES	$7,\!(IY+\!\mathtt{index})$	$FDCB \verb"index" BE$	Bit 7 <- 0
		SET	0,A	CBC7	Bit 0 <- 1
		SET	0,B	CBC0	Bit 0 <- 1
		SET	0,C	CBC1	Bit 0 <- 1
		SET	0,D	CBC2	Bit 0 <- 1
		SET	0,E	CBC3	Bit 0 <- 1
		SET	0,H	CBC4	Bit 0 <- 1
		SET	0,L	CBC5	Bit 0 <- 1

03.03.2017			8080/Z	80 Instruction Se
	SET	0,(HL)	CBC6	Bit 0 <- 1
	SET	0, $(IX+index)$	DDCBindexC6	Bit 0 <- 1
	SET	0, $(IY+index)$	FDCBindexC6	Bit 0 <- 1
	SET	1,A	CBCF	Bit 1 <- 1
	SET	1,B	CBC8	Bit 1 <- 1
	SET	1,C	CBC9	Bit 1 <- 1
	SET	1,D	CBCA	Bit 1 <- 1
	SET	1,E	CBCB	Bit 1 <- 1
	SET	1,H	CBCC	Bit 1 <- 1
	SET	1,L	CBCD	Bit 1 <- 1
	SET	1,(HL)	CBCE	Bit 1 <- 1
	SET	$1,\!(IX + \mathtt{index})$	$DDCB {\tt index} CE$	Bit 1 <- 1
	SET	$1,\!(IY + \mathtt{index})$	$FDCB \\ \textbf{index} \\ CE$	Bit 1 <- 1
	SET	2,A	CBD7	Bit 2 <- 1
	SET	2,B	CBD0	Bit 2 <- 1
	SET	2,C	CBD1	Bit 2 <- 1
	SET	2,D	CBD2	Bit 2 <- 1
	SET	2,E	CBD3	Bit 2 <- 1
	SET	2,H	CBD4	Bit 2 <- 1
	SET	2,L	CBD5	Bit 2 <- 1
	SET	2,(HL)	CBD6	Bit 2 <- 1
	SET	$2,\!(IX + \mathtt{index})$	DDCB index D6	Bit 2 <- 1
	SET	$2,\!(IY+\!\mathtt{index})$	$FDCB {\tt index} D6$	Bit 2 <- 1
	SET	3,A	CBDF	Bit 3 <- 1
	SET	3,B	CBD8	Bit 3 <- 1
	SET	3,C	CBD9	Bit 3 <- 1
	SET	3,D	CBDA	Bit 3 <- 1
	SET	3,E	CBDB	Bit 3 <- 1
	SET	3,Н	CBDC	Bit 3 <- 1
	SET	3,L	CBDD	Bit 3 <- 1
	SET	3,(HL)	CBDE	Bit 3 <- 1
	SET	3,(IX+index)	DDCBindexDE	
	SET	3,(IY+index)	FDCBindexDE	
	SET	4,A	CBE7	Bit 4 <- 1
	SET	4,B	CBE0	Bit 4 <- 1
	SET	4,C	CBE1	Bit 4 <- 1
	SET	4,D	CBE2	Bit 4 <- 1
	SET	4,E	CBE3	Bit 4 <- 1
	SET	4,H	CBE4	Bit 4 <- 1
	SET	4,L	CBE5	Bit 4 <- 1
	SET	4,(HL)	CBE6	Bit 4 <- 1
	SET	4,(IX+index)	DDCBindexE6	
	SET	4,(IY+index)	FDCBindexE6	Bit 4 <- 1
	SET	5,A	CBEF	Bit 5 <- 1

 SET	5,B	CBE8	Bit 5 <- 1
 SET	5,C	CBE9	Bit 5 <- 1
 SET	5,D	CBEA	Bit 5 <- 1
 SET	5,E	CBEB	Bit 5 <- 1
 SET	5,H	CBEC	Bit 5 <- 1
 SET	5,L	CBED	Bit 5 <- 1
 SET	5,(HL)	CBEE	Bit 5 <- 1
 SET	5,(IX+index)	$DDCB {\tt index} EE$	Bit 5 <- 1
 SET	5,(IY+index)	FDCBindexEE	Bit 5 <- 1
 SET	6,A	CBF7	Bit 6 <- 1
 SET	6,B	CBF0	Bit 6 <- 1
 SET	6,C	CBF1	Bit 6 <- 1
 SET	6,D	CBF2	Bit 6 <- 1
 SET	6,E	CBF3	Bit 6 <- 1
 SET	6,H	CBF4	Bit 6 <- 1
 SET	6,L	CBF5	Bit 6 <- 1
 SET	6,(HL)	CBF6	Bit 6 <- 1
 SET	$6,\!(IX + \! \mathtt{index})$	DDCB index F6	Bit 6 <- 1
 SET	$6,\!(IY+\!\mathtt{index})$	$FDCB {\tt index} F6$	Bit 6 <- 1
 SET	7,A	CBFF	Bit 7 <- 1
 SET	7,B	CBF8	Bit 7 <- 1
 SET	7,C	CBF9	Bit 7 <- 1
 SET	7,D	CBFA	Bit 7 <- 1
 SET	7,E	CBFB	Bit 7 <- 1
 SET	7,H	CBFC	Bit 7 <- 1
 SET	7,L	CBFD	Bit 7 <- 1
 SET	7,(HL)	CBFE	Bit 7 <- 1
 SET	$7,\!(IX + \mathtt{index})$	$DDCB \\ \textbf{index} FE$	Bit 7 <- 1
 SET	7,(IY+index)	FDCBindexFE	Bit 7 <- 1

Bit Shift Instructions (Z80 Only)

8080 Mnemonic	Z80 Mnemonic		Machine Code	Operation
	SLA	A	CB27	
	SLA	В	CB20	
	SLA	C	CB21	
	SLA	D	CB22	
	SLA	E	CB23	
	SLA	Н	CB24	
	SLA	L	CB25	
	SLA	(HL)	CB26	
	SLA	$(\mathrm{IX} + \mathtt{index})$	$DDCB {\tt index} 26$	
	SLA	$(\mathrm{IY} + \mathtt{index})$	FDCBindex26	
	SRA	A	CB2F	

 SRA	В	CB28	
 SRA	C	CB29	
 SRA	D	CB2A	
 SRA	E	CB2B	
 SRA	H	CB2C	
 SRA	L	CB2D	
 SRA	(HL)	CB2E	
 SRA	$(\mathrm{IX}+\mathtt{index})$	$DDCB {\tt index} 2E$	
 SRA	$(IY + \mathtt{index})$	FDCBindex2E	
 SRL	A	CB3F	
 SRL	В	CB38	
 SRL	C	CB39	
 SRL	D	CB3A	
 SRL	E	CB3B	
 SRL	H	CB3C	
 SRL	L	CB3D	
 SRL	(HL)	CB3E	
 SRL	$(IX + \mathtt{index})$	$DDCB \\ \textbf{index} \\ 3E$	
 SRL	(IY + index)	FDCBindex3E	

Related Topics

A flat-ASCII version of this 8080/Z80 Instruction Set table (ASCII)

Return to The QD Assembler Index (HTML)

[Copyright 1985,1999,2002,2006,2009,2011,2012 Frank Durda IV, All Rights Reserved. Mirroring of any material on this site in any form is expressly prohibited. The official web site for this material is: http://nemesis.lonestar.org Contact this address for use clearances: clearance at nemesis.lonestar.org Comments and queries to this address: web software 2012 at nemesis.lonestar.org]

Visit the nemesis.lonestar.org home page and index

