

# Machine Design


## Steps

Date \_\_\_\_\_  
Page \_\_\_\_\_

- 1) Define purpose of machine in simple words.  
(I/P, O/P, number of flip-flops (state))
- 2) Draw state diagram.
- 3) Draw state transition table.
- 4) Remove redundant states (if any)  
& assign pure binary.
- 5) Select flip flop & write excitation table.
- 6) Find boolean function for each flip flop  
in terms of state variable & inputs.  
In same manner find o/p boolean function.
- 7) Draw logic circuit.

Date \_\_\_\_\_  
Page -

~~1001011011101001~~



Types → overlapping 2 non-overlapping.  
Overlapping


$$\begin{array}{l} \text{I/p} \rightarrow \underline{\underline{1001}} \underline{\underline{001}} \underline{\underline{001}} \underline{\underline{001}} \underline{\underline{001}} \underline{\underline{001}} \\ \text{O/p} \rightarrow \underline{\underline{0001}} \underline{\underline{001}} \underline{\underline{001}} \underline{\underline{001}} \underline{\underline{001}} \underline{\underline{000}} \end{array}$$

non-overlapping

$$I(p) \rightarrow \frac{1001001001001111}{0001100000110000000}$$

Mealy (overlapping).

# 2001



Date \_\_\_\_\_  
Page \_\_\_\_\_


Step ① → 1 - Input & 1 output  
Input  $\Rightarrow 2001 \mid 01P \Rightarrow 0001 \{ \text{no. of states} = 4 \}$ .

States	Received bits	Remarks
A	-	Starting bit-state
B	1	1-bit received correctly
C	10	2-bits rec. correctly
D	100	3-bit received correctly

When 4<sup>th</sup> correct bit in a sequence is received, the o/p of det. will be 1.

(Number of states)  $\Rightarrow$  Number of bits in seq.

Step-2



State diagram

Step-3 Draw Transition table:

Date \_\_\_\_\_  
Page \_\_\_\_\_

Present state	Next state		Output (Y)	
	$x=0$	$x=1$	$x=0$	$x=1$
A	A	B	0	0
B	C	B	0	0
C	D	B	0	0
D	A	B	0	1

Step-4 State reduction & Assignment of pure binary.

Present state (Q <sub>1</sub> Q <sub>0</sub> )	Next state		Output (Y)	
	$x=0$	$x=1$	$x=0$	$x=1$
00	00	01	0	0
01	10	01	0	0
10	11	01	0	0
11	00	01	0	1

Step 5 Selection of type of FF. & excitation table of same:

Excitation table of D-flip flop.

Q <sub>n</sub>	Q <sub>n+1</sub>	D
0	0	0
0	1	1
1	0	0
1	1	1

Date \_\_\_\_\_  
Page \_\_\_\_\_

DP OFFPA

$(n)$ $(Q_1, Q_0)$	Present state	Input ( $X$ )	Next state $(n+1)$ $(Q_1, Q_0)$	Output $(Y)$	$D_1$	$D_0$
00	0	0	00	0	0	0
00	1		01	0	0	1
01	0		10	0	1	0
01	1		01	0	0	1
10	0		11	0	1	1
10	1		01	0	0	1
11	0		00	0	0	0
11	1		01	1	0	1

Step ⑥ Now find Flip-flop Inputs and outputs  
Introducing present state & Input.

$D_1$

$Q_1$	$Q_0$	$X$	$D_1$	$11$	$10$
0	0	0	0	1	1
1	0	0	1	0	0

$D_0$

$Q_1$	$Q_0$	$X$	$D_0$	$11$	$10$
0	0	0	0	1	1
1	0	1	1	1	0

$$D_1 = \overline{Q_1}Q_0\bar{X} + Q_1\overline{Q_0}\bar{X}$$

$$D_0 = X + Q_1\overline{Q_0}$$

$Y$

$Q_1$	$Q_0$	$X$	$Y$	$11$	$10$
0	0	0	0	0	0
1	0	0	1	1	0


$$Y = Q_1 Q_0 X$$

Step - 7


$$D_0 = X + \underline{Q_1} \underline{Q_0}$$

$$D_1 = \overline{X} \overline{Q_1} Q_0 + \overline{X} Q_1 \overline{Q_0}$$

$$Y = X Q_1 Q_0.$$



#

Non-overlappingDate \_\_\_\_\_  
Page \_\_\_\_\_

# # Moore (overlapping)


Date \_\_\_\_\_  
Page \_\_\_\_\_

1001

Step ①  $Q/p \Rightarrow 1001$   
 $0/p \Rightarrow 0001$

Step ② Draw state diagram.

State	Received bits	Remarks
A	-	Starting state
B	1	1 <sup>st</sup> correct bit received
C	10	2 <sup>nd</sup> .. .. "
D	100	3 <sup>rd</sup> .. .. "
E	1001	4 <sup>th</sup> .. .. " (All correct bit rec.)



Step ③ Draw transition table:

Present State	Next State		Output (Y)	
	$X=0$	$X=1$	$X=0$	$X=1$
A	A	B	0 0 0 0	0 0 0 0
B	C	B	0 0 0 0	0 0 0 0
C	D	B	0 0 0 0	0 0 0 0
D	A	E	0 0 0 0	0 0 0 0
E	C	B	0 0 0 0	1 1 1 1

(Check for redundancy).

Step ④ State reduction & Assignment of pure binary.

$$A \rightarrow 000, B \rightarrow 001, C = 010,$$

$$E \rightarrow 011, D = 100. \quad (101, 110, 111) =$$

Present state $(Q_2 Q_1 Q_0)$	Next state		Output (Y)	
	$X=0$	$X=1$	$X=0$	$X=1$
000	000	001	0	0
001	010	001	0	0
010	100	001	0	0
100	000	011	0	0
011	010	001	1	1

Step ⑤: Selection of flip flop & excitation table of same:

$Q_m$	$Q_{m+1}$	D
0	0	0
0	1	1
1	0	0
1	1	1

Step 3

Date \_\_\_\_\_  
Page \_\_\_\_\_

PS $(Q_2, Q_1, Q_0)$	Input <del>X</del> $\bar{Q}_2 \bar{Q}_1 \bar{Q}_0$	Next state $Q_2^+, Q_1^+, Q_0^+$	o/p (Y)	I/P of FF. $D_2 \quad D_1 \quad D_0$
0 0 0	0	0 0 0	0	0 0 0
0 0 0	1	0 0 1	0	0 0 1
0 0 1	0	0 1 0	0	0 1 0
0 0 1	1	0 0 1	0	0 0 1
0 1 0	0	1 0 0	1	0 0 0
0 1 0	1	0 0 1	0	0 0 1
0 1 1	0	0 0 0	1	0 0 0
0 1 1	1	0 0 1	1	0 0 1
1 0 0	0	0 1 0	0	1 0 0
1 0 0	1	0 0 1	0	0 1 0

PS $Q_2, Q_1, Q_0$	Input X	Next state $Q_2^+, Q_1^+, Q_0^+$	o/p (Y)	I/P of ff. $D_2 \quad D_1 \quad D_0$
0 0 0	0	0 0 0	0	0 0 0
0 0 0	1	0 0 1	0	0 0 1
0 0 1	0	0 1 0	0	0 1 0
0 0 1	1	0 0 1	0	0 0 1
0 1 0	0	1 0 0	1	0 0 0
0 1 0	1	0 0 1	0	0 0 1
0 1 1	0	0 0 0	0	0 0 0
0 1 1	1	0 0 1	1	0 1 0
1 0 0	0	0 1 0	0	1 0 0
1 0 0	1	0 0 1	0	0 1 1
0 1 1	0	0 1 0	1	0 1 0
0 1 1	1	0 0 1	1	0 0 1

(Minterms  $\rightarrow M_5, M_6, M_7, M_{13}, M_{14}$   
~~M<sub>4</sub> & M<sub>10</sub> are don't care~~)

Date \_\_\_\_\_

Page \_\_\_\_\_

### Step ⑥ (Using k-map)


$$D_2 = \overline{X} Q_1 \overline{Q}_2$$

$$D_1 = \overline{X} Q_0 + X Q_2$$


$$D_0 = X$$


$$Y = Q_1 Q_0$$

### Step ⑦ Draw logic circuit.





For- Non-overlapping





~~AB Shaded~~


~~1010~~



Date \_\_\_\_\_  
Page \_\_\_\_\_

110

0/1 11




1/0

111  
110

"011"

110 011




0/0  
0=0

~~XG-B Bradex~~

101

1/1 101



100

# # Counters

Date \_\_\_\_\_  
Page \_\_\_\_\_

23


→ Combinations of flip flops that perform counting operation.

→ Seq. circuit that passes through predefined states.


- (?) Asynchronous (ripple) counter  
 (ii) Synchronous counter.

(i) Asynchronous Counter.

3-bit up-counter:




3-bit ripple up-counter.





+ Vcc      3-bit ripple down Counter

Date \_\_\_\_\_  
Page \_\_\_\_\_



3-bit ripple down counter.





### Decoding gates.

→ Decoding gate can be connected to o/p of counter in such a way that o/p of given gate will be high or low only when counter contents are equals to given state.

e.g. decoding gate connected to 3 b/t + 2 ripple counter in fig will decode state if  $(Q_2, Q_1, Q_0 = 1, 1)$ . The gate will be high when  $Q_2 = 1, Q_1 = 1, Q_0 = 1$ .


Q

Design a Mod-6 up counter  
(synchronous)

Date \_\_\_\_\_

Page \_\_\_\_\_

Step 1: Draw State diagram.  
(e.g. 6-state counter)



0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

fig state diagram.

Step 2 & 3. Next state table & ext' table.

PS.

NS.

FF's excitation.

$\overrightarrow{Q_1 Q_2 Q_0}$	$Q_1^+$	$Q_2^+$	$Q_0^+$	$J_2$	$K_2$	$J_1$	$K_1$	$J_0$	$K_0$
0 0 0	0	0	1	0	x	0	x	1	x
0 0 1	0	1	0	0	x	1	x	x	1
0 1 0	0	1	1	0	x	0	x	1	x
0 1 1	1	0	0	1	x	x	1	x	1
1 0 0	1	0	1	x	0	0	x	1	x
1 0 1	0	0	0	x	1	0	x	x	1

Step - 4

$J_2$

$\overrightarrow{Q_1 Q_2 Q_0}$	$Q_1^+$	$Q_2^+$	$Q_0^+$	$J_2$	$K_2$
0 0 0	0	0	1	1	0
1 0 1	x	x	x	1	x

$$J_2 = Q_1 Q_0 \quad K_2 = Q_0$$

$$J_1 = \overline{Q_2} Q_0 \quad K_1 = Q_0$$

$$J_0 = 1 \quad K_0 = 1$$





fig: Mod- 5 Synchronous Up- counter

Q 2 Design synchronous Mod- 10 up-counter.




PS

NS

FF - excitation.

Q 3 Mod- 5 up counter.


Q 4 Mod 11 counter



#

Q

Mod-12 asynchronous counter

Date \_\_\_\_\_  
Page \_\_\_\_\_~~Q~~ 2021 Ashwin~~Q~~ Design 3-bit synchronous counter which follows gray code sequence.