

SUMMARY

Experience in SoC and FPGA development and verification • RTL design with Verilog and VHDL • Proficient in Modelsim, Verilator Xilinx tools (ISE, Vivado, Vivado HLS, Vivado SDK) • Coding skills in C, modern C++, Python, Java, MATLAB, UNIX scripting, Qt Framework • Experience in Raspberry Pi development, OpenCV, Boost, Django libraries • TAsip experience • VLSI design (Magic, IRSIM, Netgen) • OpenRAM

EDUCATION

PhD in CSE, September 2021 - Present, University of California Santa Cruz, Santa Cruz, USA

MS in EE, September 2019 – September 2021, Özyeğin University, Istanbul, Turkey (GPA: 3.50/4.00)

Thesis involves implementing an area efficient static memory allocation/synthesis method within a compiler of a synthesized soft-core CPU. Funded by TÜBİTAK.

BS in EE & CS (double major), August 2019, Özyeğin University, Istanbul, Turkey (GPA: 3.56/4.00)

Senior Project on Parametrized FPGA Video Flow Design.

EMPLOYMENT

Graduate Assistant at Özyeğin University, Istanbul, Turkey, September 2019 - Present

TA'ed the following courses: Python for Engineers, Digital Electronics and FPGA Design, Computer Architecture

Software Development and Testing Engineer at SemiMobility, Istanbul, Turkey, October 2019 - Present

Developed FPGA IPs for Electric Motor Drives. Did RTL design, verification, and synthesis. Also helped other team members in bring-up.

Intern Hardware Designer at Matriks Data, July 2019 - August 2019

Implemented "Limit Order Book" algorithms on FPGA using High Level Synthesis as part of a High Frequency Trading (HFT) hardware/software solution.

Intern Hardware Designer at Yonga Technology Microelectronics R&D, June 2018 - June 2019

Worked in tandem with the company for my senior project on parametrized video flow algorithm implementations on FPGA.

PROJECTS

OpenRAM (October 2021 – Present): Active contributor to open-source static random access memory (SRAM) compiler. The project is led by Prof. Guthaus and funded by Google.

Static Memory Allocation for a Synthesized Soft-Core CPU (April 2020 – September 2021): Improving a Clang based C compiler for a custom CPU called VerySimpleCPU (VSCPU). This project is funded by TÜBİTAK (Turkish NSF). VSCPU was designed by Prof. H. Fatih Uğurdağ's team. It has a small instruction set, which has "instruction set completeness". The improvement to the compiler involves adding a static memory allocation instead of emulating a stack. Since VSCPU does not have stack-based instructions, a statically memory mapped application has smaller program and data memory footprint.

Virtual FPGA Board (September 2020 – June 2021): An FPGA board simulator intended to be used in distance education, developed using Verilator. A GUI was designed using Qt framework. The GUI replicates a typical FPGA board with virtual LEDs, push buttons, switches, and a seven-segment display. The GUI and the Verilator model communicate through UDP packets.

High Frequency Electric Motor Control IP (August 2019 - Present): The IP controls BLDC motors on Xilinx Zynq SoCs. This project was funded by TÜBİTAK. Designed RTL modules running on Zynq PL. Conducted component level simulation tests and system level FPGA-in-the-Loop verification in MATLAB. Wrote a software for monitoring/controlling the motors, running on the Zynq PS. Developed Qt based desktop application, communicating with the Zynq FPGA.

Automatic Door Locking System (February 2020 - June 2020): A web application with scheduled and on-request locking/unlocking system using a Raspberry Pi. The application supports a calendar view showing the schedule of a door. The app. supports multiple doors. The doors can be opened manually utilizing face recognition or automatically when the scheduled time arrives. The app. utilizes a database for keeping track of the schedules and users.

High Frequency Trading on FPGA using HLS (July 2019 - August 2019): This is an implementation of the "Limit Order Book" algorithm for HFT on an FPGA equipped NIC using HLS. The program using Xilinx Vivado HLS. The algorithm utilizes a heap structure for keeping track of orders. Buyer and seller orders are matched as fast as possible according to their prices.

Parametrized FPGA Video Flow (September 2018 - June 2019): A set of parametrized video processing algorithms implemented on an FPGA. The algorithms include histogram equalization, median filter, and fish-eye lens distortion correction. Project was done in cooperation with Yonga Technology Microelectronics R&D and Prof. H. Fatih Uğurdağ.

Laser Object Tracking (February 2018 - June 2018): A Raspberry Pi application that tracks an object and points a laser pointer at it. The project utilized OpenCV library and was written in Python.

PUBLICATIONS

B. Tufekci, B. Onal, H. Dere, and H. F. Ugurdag, "Hardware Implementation of Field Oriented Control for Three Phase Machine Drives," 28th IEEE Signal Processing and Communications Applications Conference (SIU), Gaziantep, Turkey, October 2020.

B. Tufekci, B. Onal, H. Dere, and H. F. Ugurdag, "Efficient FPGA Implementation of Field Oriented Control for 3-Phase Machine Drives," 18th IEEE East-West Design & Test Symposium (EWDTS), Varna, Bulgaria, September 2020.

MISCELLANEOUS

Ranked 3rd in IEEEExtreme 14.0 programming competition (October 2020) among contestants from Turkey

TOEFL iBT score of 111 out of 120 (August 2019)

Top ranking student in the class of 2019 within BSEE and BSCS majors

Ranked 9th in IEEEExtreme 12.0 programming competition (October 2018) among contestants from Turkey

*** U N O F F I C I A L ***

Name: Önal, Bugra
Student ID: 1927019

Institution Info: University of California, Santa Cruz
1156 High Street
Santa Cruz, CA 95064

Beginning of Graduate Record

2021 Fall Quarter

Program: Computer Science & Engineer
Plan: PhD in Computer Science and Engineering

<u>Course</u>		<u>Description</u>	<u>Attempted</u>	<u>Earned</u>	<u>Grade</u>	<u>Points</u>
CSE	200	Research & Teaching	3.00	3.00	S	0.000
CSE	220	Comp Architecture	5.00	5.00	A	20.000
CSE	297A	Individual Study	5.00	5.00	S	0.000

Academic Standing Effective 12/17/2021: Good Standing

			<u>Attempted</u>	<u>Earned</u>	<u>GPA Units</u>	<u>Points</u>
Term GPA	0.00	Term Totals	13.00	13.00	5.00	20.000
Transfer Term GPA		Transfer Totals	0.00	0.00	0.00	0.000
Combined GPA	0.00	Comb Totals	13.00	13.00	5.00	20.000
Cum GPA	0.00	Cum Totals	13.00	13.00	5.00	20.000
Transfer Cum GPA		Transfer Totals	0.00	0.00	0.00	0.000
Combined Cum GPA	0.00	Comb Totals	13.00	13.00	5.00	20.000

2022 Winter Quarter

Program: Computer Science & Engineer
Plan: PhD in Computer Science and Engineering

<u>Course</u>		<u>Description</u>	<u>Attempted</u>	<u>Earned</u>	<u>Grade</u>	<u>Points</u>
CSE	201	Analysis Algorithms	5.00	0.00		0.000
CSE	222A	Advanced VLSI	5.00	0.00		0.000

			<u>Attempted</u>	<u>Earned</u>	<u>GPA Units</u>	<u>Points</u>
Term GPA	0.00	Term Totals	10.00	0.00	0.00	0.000
Transfer Term GPA		Transfer Totals	0.00	0.00	0.00	0.000
Combined GPA	0.00	Comb Totals	10.00	0.00	0.00	0.000
Cum GPA	0.00	Cum Totals	23.00	13.00	5.00	20.000
Transfer Cum GPA		Transfer Totals	0.00	0.00	0.00	0.000
Combined Cum GPA	0.00	Comb Totals	23.00	13.00	5.00	20.000

Graduate Career Totals

Cum GPA:	0.00	Cum Totals	23.00	13.00	5.00	20.000
Transfer Cum GPA		Transfer Totals	0.00	0.00	0.00	0.000
Combined Cum GPA	0.00	Comb Totals	23.00	13.00	5.00	20.000

End of *** U N O F F I C I A L ***